aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorGCC Administrator <gccadmin@gcc.gnu.org>2024-02-16 00:17:22 +0000
committerGCC Administrator <gccadmin@gcc.gnu.org>2024-02-16 00:17:22 +0000
commit5c30ecfa81cb64c8c5b52f561f54acf2d87d57ea (patch)
treedd733c5f0d239ae3dc9a4384ddbbf0dccc8ae347 /gcc
parentb3b3bd250f0a7c22b7d46d3522c8b94c6a35d22a (diff)
downloadgcc-5c30ecfa81cb64c8c5b52f561f54acf2d87d57ea.zip
gcc-5c30ecfa81cb64c8c5b52f561f54acf2d87d57ea.tar.gz
gcc-5c30ecfa81cb64c8c5b52f561f54acf2d87d57ea.tar.bz2
Daily bump.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog72
-rw-r--r--gcc/DATESTAMP2
-rw-r--r--gcc/analyzer/ChangeLog14
-rw-r--r--gcc/fortran/ChangeLog19
-rw-r--r--gcc/testsuite/ChangeLog63
5 files changed, 169 insertions, 1 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 6116a33..7ece372 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,75 @@
+2024-02-15 David Faust <david.faust@oracle.com>
+
+ * config/bpf/bpf.md (zero_extendqidi2): Correct asm template to
+ use ldxb instead of ldxh.
+
+2024-02-15 Jakub Jelinek <jakub@redhat.com>
+
+ PR middle-end/113921
+ * cfgrtl.h (prepend_insn_to_edge): New declaration.
+ * cfgrtl.cc (insert_insn_on_edge): Clarify behavior in function
+ comment.
+ (prepend_insn_to_edge): New function.
+ * cfgexpand.cc (expand_asm_stmt): Use prepend_insn_to_edge instead of
+ insert_insn_on_edge.
+
+2024-02-15 Richard Biener <rguenther@suse.de>
+
+ PR tree-optimization/111156
+ * tree-vect-loop.cc (vect_dissolve_slp_only_groups): Look
+ at the pattern stmt if any.
+
+2024-02-15 Georg-Johann Lay <avr@gjlay.de>
+
+ PR target/113927
+ * config/avr/avr.h (AVR_HAVE_ADIW): New macro.
+ * config/avr/avr-protos.h (avr_adiw_reg_p): New proto.
+ * config/avr/avr.cc (avr_adiw_reg_p): New function.
+ (avr_conditional_register_usage) [AVR_TINY]: Don't clear ADDW_REGS.
+ Replace test_hard_reg_class (ADDW_REGS, ...) with calls to
+ * config/avr/avr.md: Same.
+ (attr "isa") <tiny, no_tiny>: Remove.
+ <adiw, no_adiw>: Add.
+ (define_insn, define_insn_and_split): When an alternative has
+ constraint "w", then set attribute "isa" to "adiw".
+ * config/avr/avr-c.cc (avr_cpu_cpp_builtins) [AVR_HAVE_ADIW]:
+ Built-in define __AVR_HAVE_ADIW__.
+ * doc/invoke.texi (AVR Options): Document it.
+
+2024-02-15 Andrew Stubbs <ams@baylibre.com>
+
+ * config/gcn/gcn-valu.md
+ (vec_extract<V_MOV:mode><V_MOV_ALT:mode>): Add conditions for RDNA.
+ * config/gcn/gcn.cc (gcn_vectorize_vec_perm_const): Check permutation
+ details are supported on RDNA devices.
+
+2024-02-15 Andrew Pinski <quic_apinski@quicinc.com>
+
+ PR middle-end/113508
+ * doc/md.texi (sdot_prod@var{m}, udot_prod@var{m},
+ usdot_prod@var{m}, ssad@var{m}, usad@var{m}, widen_usum@var{m}3,
+ smulhs@var{m}3, umulhs@var{m}3, smulhrs@var{m}3, umulhrs@var{m}3):
+ Add sentence about what the mode m is.
+
+2024-02-15 Andrew Pinski <quic_apinski@quicinc.com>
+
+ * doc/md.texi (widen_ssum, widen_usum, smulhs, umulhs,
+ smulhrs, umulhrs, sdiv_pow2): Move the 3 outside of the
+ var.
+
+2024-02-15 Richard Biener <rguenther@suse.de>
+
+ * tree-ssa-tail-merge.cc (same_succ_hash): Skip debug
+ stmts.
+
+2024-02-15 Jakub Jelinek <jakub@redhat.com>
+
+ PR tree-optimization/113567
+ * gimple-lower-bitint.cc (gimple_lower_bitint): For large/huge
+ _BitInt multiplication, division or modulo with
+ SSA_NAME_OCCURS_IN_ABNORMAL_PHI lhs and at least one of rhs1 and rhs2
+ force the affected inputs into a new SSA_NAME.
+
2024-02-14 Uros Bizjak <ubizjak@gmail.com>
PR target/113871
diff --git a/gcc/DATESTAMP b/gcc/DATESTAMP
index fb6e4f0..3821bb5 100644
--- a/gcc/DATESTAMP
+++ b/gcc/DATESTAMP
@@ -1 +1 @@
-20240215
+20240216
diff --git a/gcc/analyzer/ChangeLog b/gcc/analyzer/ChangeLog
index 29ebffe..1ecdc36 100644
--- a/gcc/analyzer/ChangeLog
+++ b/gcc/analyzer/ChangeLog
@@ -1,3 +1,17 @@
+2024-02-15 David Malcolm <dmalcolm@redhat.com>
+
+ PR analyzer/111266
+ * region.cc (offset_region::get_byte_size_sval): Delete.
+ (offset_region::get_bit_size_sval): Delete.
+ * region.h (region::get_byte_size): Add comment clarifying that
+ this relates to the size of the access, rather than the size
+ that's valid to access.
+ (region::get_bit_size): Likewise.
+ (region::get_byte_size_sval): Likewise.
+ (region::get_bit_size_sval): Likewise.
+ (offset_region::get_byte_size_sval): Delete.
+ (offset_region::get_bit_size_sval): Delete.
+
2024-02-13 David Malcolm <dmalcolm@redhat.com>
* pending-diagnostic.cc (diagnostic_emission_context::warn):
diff --git a/gcc/fortran/ChangeLog b/gcc/fortran/ChangeLog
index 67869d8..8fdbd5d 100644
--- a/gcc/fortran/ChangeLog
+++ b/gcc/fortran/ChangeLog
@@ -1,3 +1,22 @@
+2024-02-15 Kwok Cheung Yeung <kcyeung@baylibre.com>
+
+ * dump-parse-tree.cc (show_attr): Handle omp_declare_target_indirect
+ attribute.
+ * f95-lang.cc (gfc_gnu_attributes): Add entry for 'omp declare
+ target indirect'.
+ * gfortran.h (symbol_attribute): Add omp_declare_target_indirect
+ field.
+ (struct gfc_omp_clauses): Add indirect field.
+ * openmp.cc (omp_mask2): Add OMP_CLAUSE_INDIRECT.
+ (gfc_match_omp_clauses): Match indirect clause.
+ (OMP_DECLARE_TARGET_CLAUSES): Add OMP_CLAUSE_INDIRECT.
+ (gfc_match_omp_declare_target): Check omp_device_type and apply
+ omp_declare_target_indirect attribute to symbol if indirect clause
+ active. Show warning if there are only device_type and/or indirect
+ clauses on the directive.
+ * trans-decl.cc (add_attributes_to_decl): Add 'omp declare target
+ indirect' attribute if symbol has indirect attribute set.
+
2024-02-14 Steve Kargl <kargl@gcc.gnu.org>
PR fortran/105847
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 03e08a6..288e384 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,66 @@
+2024-02-15 Kwok Cheung Yeung <kcyeung@baylibre.com>
+
+ * gfortran.dg/gomp/declare-target-4.f90 (f1): Update expected warning.
+ * gfortran.dg/gomp/declare-target-indirect-1.f90: New.
+ * gfortran.dg/gomp/declare-target-indirect-2.f90: New.
+
+2024-02-15 David Malcolm <dmalcolm@redhat.com>
+
+ PR analyzer/111266
+ * c-c++-common/analyzer/out-of-bounds-pr111266.c: New test.
+
+2024-02-15 Jakub Jelinek <jakub@redhat.com>
+
+ PR middle-end/107385
+ * gcc.dg/pr107385.c: Require lra effective target.
+
+2024-02-15 Andrew Pinski <quic_apinski@quicinc.com>
+
+ * gcc.target/aarch64/vect_ctz_1.c (TEST): Use g form of the builtin and pass 32
+ as the value expected at 0.
+
+2024-02-15 Torbjörn SVENSSON <torbjorn.svensson@foss.st.com>
+
+ PR testsuite/113278
+ * c-c++-common/analyzer/fileno-1.c: Define _POSIX_SOURCE.
+ * c-c++-common/analyzer/flex-with-call-summaries.c: Same.
+ * c-c++-common/analyzer/flex-without-call-summaries.c: Same.
+
+2024-02-15 Jakub Jelinek <jakub@redhat.com>
+
+ PR middle-end/107385
+ * gcc.dg/pr107385.c: New test.
+
+2024-02-15 Jakub Jelinek <jakub@redhat.com>
+
+ PR middle-end/113921
+ * gcc.target/i386/pr113921.c: New test.
+
+2024-02-15 Matthieu Longo <matthieu.longo@arm.com>
+
+ * gcc.target/arm/rev16_2.c: XFAIL when compiled with Thumb1.
+
+2024-02-15 Jakub Jelinek <jakub@redhat.com>
+
+ * rust/compile/issue-1773.rs.bak: Rename to ...
+ * rust/compile/issue-1773.rs: ... this. Add dg-skip-if directive.
+
+2024-02-15 Martin Jambor <mjambor@suse.cz>
+
+ * gcc.dg/guality/ipa-sra-1.c (get_val1): Move up in the file.
+ (get_val2): Likewise.
+ (bar): Do not return a constant. Extend xfail exception for all
+ targets.
+
+2024-02-15 Andreas Schwab <schwab@suse.de>
+
+ * gnat.dg/div_zero.adb: Skip on RISC-V.
+
+2024-02-15 Jakub Jelinek <jakub@redhat.com>
+
+ PR tree-optimization/113567
+ * gcc.dg/bitint-90.c: New test.
+
2024-02-14 Steve Kargl <kargl@gcc.gnu.org>
PR fortran/105847