aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAlex Coplan <alex.coplan@arm.com>2020-09-28 13:57:09 +0100
committerAlex Coplan <alex.coplan@arm.com>2020-09-28 13:57:09 +0100
commit9bede61ce5e1f12fa545c9138f93b6a2097e63eb (patch)
treedfd6610fcfa04cab8238c1ab2824a37cd0ba7612
parentc769fd6a32da68442dd82855382716c934fd66c4 (diff)
downloadbinutils-9bede61ce5e1f12fa545c9138f93b6a2097e63eb.zip
binutils-9bede61ce5e1f12fa545c9138f93b6a2097e63eb.tar.gz
binutils-9bede61ce5e1f12fa545c9138f93b6a2097e63eb.tar.bz2
arm: Add missing Neoverse V1 feature
This simple follow-on patch adds a feature bit (FP16) that was missing from the initial Neoverse V1 support. gas/ChangeLog: * config/tc-arm.c (arm_cpus): Add FP16 to Neoverse V1.
-rw-r--r--gas/ChangeLog4
-rw-r--r--gas/config/tc-arm.c4
2 files changed, 7 insertions, 1 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog
index f3b2e9b..b58a224 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,5 +1,9 @@
2020-09-28 Alex Coplan <alex.coplan@arm.com>
+ * config/tc-arm.c (arm_cpus): Add FP16 to Neoverse V1.
+
+2020-09-28 Alex Coplan <alex.coplan@arm.com>
+
* config/tc-aarch64.c (aarch64_cpus): Group Neoverse cores together,
add missing F16 bit to Neoverse V1.
diff --git a/gas/config/tc-arm.c b/gas/config/tc-arm.c
index 455a140..39f989e 100644
--- a/gas/config/tc-arm.c
+++ b/gas/config/tc-arm.c
@@ -31600,7 +31600,9 @@ static const struct arm_cpu_option_table arm_cpus[] =
| ARM_EXT2_I8MM),
FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_4),
ARM_CPU_OPT ("neoverse-v1", "Neoverse V1", ARM_ARCH_V8_4A,
- ARM_FEATURE_CORE_HIGH (ARM_EXT2_BF16 | ARM_EXT2_I8MM),
+ ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST
+ | ARM_EXT2_BF16
+ | ARM_EXT2_I8MM),
FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_4),
/* ??? XSCALE is really an architecture. */
ARM_CPU_OPT ("xscale", NULL, ARM_ARCH_XSCALE,