tag name | v20170818 (646baf748eaba6d09f34dcff7279e3ce2f10dce8) |
tag date | 2017-08-16 12:57:20 -0700 |
tagged by | Palmer Dabbelt <palmer@dabbelt.com> |
tagged object | commit 65cb174d37... |
download | riscv-gnu-toolchain-20170818.zip riscv-gnu-toolchain-20170818.tar.gz riscv-gnu-toolchain-20170818.tar.bz2 |
---|
August 18th Toolchain Release
It's been about two months singe the last stable toolchain release, so
we're a bit past new on a new one. Here's a summary of the changes
since the June release:
binutils/gdb:
* Now based on the 2.29 upstream release.
* 5852e73c72db RISC-V: Support PCREL_* relocations agaist weak
undefined symbols
* 0419befe6f92 (WIP) RISC-V: Provide better disassembly of alignment
sequences
* 160ba91886e3 (WIP) objdump: Provide the found reloc to the disassembler
* 779cd1f46451 (WIP) RISC-V: Avoid emitting invalid instructions in mixed
RVC/no-RVC code
* ceef952725fb (WIP) RISC-V: Print an error when unable to align a section
We're not including GCC 7.2 here as it's just a bit too new, so there
are no changes to our GCC port.
-----BEGIN PGP SIGNATURE-----
iQJHBAABCAAxFiEEAM520YNJYN/OiG3470yhUCzLq0EFAlmUo6QTHHBhbG1lckBk
YWJiZWx0LmNvbQAKCRDvTKFQLMurQSxoD/9MkVrrCyvA9Uvxj2DNipEMjDhiAWVg
/nWPFZ9jVyfbkDLfPDOEmHu8FMeQ4kEwcT3wDlASFxM63k3ahsWtOZiPrIiFPpTg
GHXxCBcaY6ob2/NDQXHZvMriaZCJULYVlOStAcgSvTisq7/85if1l6Chz32X/+R0
br7WrquAWGLgTqZeuDoPvTgtlhsWWjsnD1GqxRPT2uk9n3tZpMHwi92f6cadGSUC
p7BdM162E667DYNdjobIJ7+8VmYatoMTvSkVhUsFHYp9mqsAdR6/hYPLYO7gZt6J
s2GUFvLAUlZ/tP6v3B/mnbhdDxtjIw8OOPjVlvAL0vL1eMrPhtOs/N2JAihMaCqN
PGFO7pBCoiFBKMRDhZQSnG3iFd//J922x02TItn6wY41bVWbZkyIy15tNjFlrVYe
4bDngfHQWhWXVpeRF7mLeYFH/QvaiJpUr2NMpxZIY8KoWmCFnE9j6HsjJ+Hy6+Ve
MFqAUw4UjFb1p5vbCtYvk2WRtFfjvZQQcBTdrNAQMZBdokOGHy56Ot+2Jf4vdprA
zads4S8z2tQ8nMMeQ6f/0Wzm5bBo8GufrYbsv0BINo7sAblFz2hxD3IB2Jr9Ad9z
AKxO6PA+wVaQFiyhHq5UIDy8oBMI9ZSE51O6ls9ZOSo4o4KJ3GWdttbBDGBwi5Td
ByeCb0F8Uh8FSw==
=00s+
-----END PGP SIGNATURE-----