aboutsummaryrefslogtreecommitdiff
path: root/sim/fr30/cpu.c
blob: c339a93dc1c2df8868accf9f8273f67871b6d2aa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
/* Misc. support for CPU family fr30bf.

THIS FILE IS MACHINE GENERATED WITH CGEN.

Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation, Inc.

This file is part of the GNU Simulators.

This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.

*/

#define WANT_CPU fr30bf
#define WANT_CPU_FR30BF

#include "sim-main.h"

/* Get the value of h-pc.  */

USI
fr30bf_h_pc_get (SIM_CPU *current_cpu)
{
  return CPU (h_pc);
}

/* Set a value for h-pc.  */

void
fr30bf_h_pc_set (SIM_CPU *current_cpu, USI newval)
{
  CPU (h_pc) = newval;
}

/* Get the value of h-gr.  */

SI
fr30bf_h_gr_get (SIM_CPU *current_cpu, UINT regno)
{
  return CPU (h_gr[regno]);
}

/* Set a value for h-gr.  */

void
fr30bf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
{
  CPU (h_gr[regno]) = newval;
}

/* Get the value of h-cr.  */

SI
fr30bf_h_cr_get (SIM_CPU *current_cpu, UINT regno)
{
  return CPU (h_cr[regno]);
}

/* Set a value for h-cr.  */

void
fr30bf_h_cr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
{
  CPU (h_cr[regno]) = newval;
}

/* Get the value of h-dr.  */

SI
fr30bf_h_dr_get (SIM_CPU *current_cpu, UINT regno)
{
  return GET_H_DR (regno);
}

/* Set a value for h-dr.  */

void
fr30bf_h_dr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
{
  SET_H_DR (regno, newval);
}

/* Get the value of h-ps.  */

USI
fr30bf_h_ps_get (SIM_CPU *current_cpu)
{
  return GET_H_PS ();
}

/* Set a value for h-ps.  */

void
fr30bf_h_ps_set (SIM_CPU *current_cpu, USI newval)
{
  SET_H_PS (newval);
}

/* Get the value of h-r13.  */

SI
fr30bf_h_r13_get (SIM_CPU *current_cpu)
{
  return CPU (h_r13);
}

/* Set a value for h-r13.  */

void
fr30bf_h_r13_set (SIM_CPU *current_cpu, SI newval)
{
  CPU (h_r13) = newval;
}

/* Get the value of h-r14.  */

SI
fr30bf_h_r14_get (SIM_CPU *current_cpu)
{
  return CPU (h_r14);
}

/* Set a value for h-r14.  */

void
fr30bf_h_r14_set (SIM_CPU *current_cpu, SI newval)
{
  CPU (h_r14) = newval;
}

/* Get the value of h-r15.  */

SI
fr30bf_h_r15_get (SIM_CPU *current_cpu)
{
  return CPU (h_r15);
}

/* Set a value for h-r15.  */

void
fr30bf_h_r15_set (SIM_CPU *current_cpu, SI newval)
{
  CPU (h_r15) = newval;
}

/* Get the value of h-nbit.  */

BI
fr30bf_h_nbit_get (SIM_CPU *current_cpu)
{
  return CPU (h_nbit);
}

/* Set a value for h-nbit.  */

void
fr30bf_h_nbit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_nbit) = newval;
}

/* Get the value of h-zbit.  */

BI
fr30bf_h_zbit_get (SIM_CPU *current_cpu)
{
  return CPU (h_zbit);
}

/* Set a value for h-zbit.  */

void
fr30bf_h_zbit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_zbit) = newval;
}

/* Get the value of h-vbit.  */

BI
fr30bf_h_vbit_get (SIM_CPU *current_cpu)
{
  return CPU (h_vbit);
}

/* Set a value for h-vbit.  */

void
fr30bf_h_vbit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_vbit) = newval;
}

/* Get the value of h-cbit.  */

BI
fr30bf_h_cbit_get (SIM_CPU *current_cpu)
{
  return CPU (h_cbit);
}

/* Set a value for h-cbit.  */

void
fr30bf_h_cbit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_cbit) = newval;
}

/* Get the value of h-ibit.  */

BI
fr30bf_h_ibit_get (SIM_CPU *current_cpu)
{
  return CPU (h_ibit);
}

/* Set a value for h-ibit.  */

void
fr30bf_h_ibit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_ibit) = newval;
}

/* Get the value of h-sbit.  */

BI
fr30bf_h_sbit_get (SIM_CPU *current_cpu)
{
  return GET_H_SBIT ();
}

/* Set a value for h-sbit.  */

void
fr30bf_h_sbit_set (SIM_CPU *current_cpu, BI newval)
{
  SET_H_SBIT (newval);
}

/* Get the value of h-tbit.  */

BI
fr30bf_h_tbit_get (SIM_CPU *current_cpu)
{
  return CPU (h_tbit);
}

/* Set a value for h-tbit.  */

void
fr30bf_h_tbit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_tbit) = newval;
}

/* Get the value of h-d0bit.  */

BI
fr30bf_h_d0bit_get (SIM_CPU *current_cpu)
{
  return CPU (h_d0bit);
}

/* Set a value for h-d0bit.  */

void
fr30bf_h_d0bit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_d0bit) = newval;
}

/* Get the value of h-d1bit.  */

BI
fr30bf_h_d1bit_get (SIM_CPU *current_cpu)
{
  return CPU (h_d1bit);
}

/* Set a value for h-d1bit.  */

void
fr30bf_h_d1bit_set (SIM_CPU *current_cpu, BI newval)
{
  CPU (h_d1bit) = newval;
}

/* Get the value of h-ccr.  */

UQI
fr30bf_h_ccr_get (SIM_CPU *current_cpu)
{
  return GET_H_CCR ();
}

/* Set a value for h-ccr.  */

void
fr30bf_h_ccr_set (SIM_CPU *current_cpu, UQI newval)
{
  SET_H_CCR (newval);
}

/* Get the value of h-scr.  */

UQI
fr30bf_h_scr_get (SIM_CPU *current_cpu)
{
  return GET_H_SCR ();
}

/* Set a value for h-scr.  */

void
fr30bf_h_scr_set (SIM_CPU *current_cpu, UQI newval)
{
  SET_H_SCR (newval);
}

/* Get the value of h-ilm.  */

UQI
fr30bf_h_ilm_get (SIM_CPU *current_cpu)
{
  return GET_H_ILM ();
}

/* Set a value for h-ilm.  */

void
fr30bf_h_ilm_set (SIM_CPU *current_cpu, UQI newval)
{
  SET_H_ILM (newval);
}

/* Record trace results for INSN.  */

void
fr30bf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,
			    int *indices, TRACE_RECORD *tr)
{
}