1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
|
/* Blackfin External Bus Interface Unit (EBIU) Asynchronous Memory Controller
(AMC) model.
Copyright (C) 2010-2011 Free Software Foundation, Inc.
Contributed by Analog Devices, Inc.
This file is part of simulators.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "config.h"
#include "sim-main.h"
#include "devices.h"
#include "dv-bfin_ebiu_amc.h"
struct bfin_ebiu_amc
{
bu32 base;
int type;
bu32 bank_size;
unsigned (*io_write) (struct hw *, const void *, int, address_word,
unsigned, struct bfin_ebiu_amc *, bu32, bu32);
unsigned (*io_read) (struct hw *, void *, int, address_word, unsigned,
struct bfin_ebiu_amc *, bu32, void *, bu16 *, bu32 *);
struct hw *slaves[4];
/* Order after here is important -- matches hardware MMR layout. */
bu16 BFIN_MMR_16(amgctl);
union {
struct {
bu32 ambctl0, ambctl1;
bu32 _pad0[5];
bu16 BFIN_MMR_16(mode);
bu16 BFIN_MMR_16(fctl);
} bf50x;
struct {
bu32 ambctl0, ambctl1;
} bf53x;
struct {
bu32 ambctl0, ambctl1;
bu32 mbsctl, arbstat, mode, fctl;
} bf54x;
};
};
#define mmr_base() offsetof(struct bfin_ebiu_amc, amgctl)
#define mmr_offset(mmr) (offsetof(struct bfin_ebiu_amc, mmr) - mmr_base())
#define mmr_idx(mmr) (mmr_offset (mmr) / 4)
static const char * const bf50x_mmr_names[] = {
"EBIU_AMGCTL", "EBIU_AMBCTL0", "EBIU_AMBCTL1",
[mmr_idx (bf50x.mode)] = "EBIU_MODE", "EBIU_FCTL",
};
static const char * const bf53x_mmr_names[] = {
"EBIU_AMGCTL", "EBIU_AMBCTL0", "EBIU_AMBCTL1",
};
static const char * const bf54x_mmr_names[] = {
"EBIU_AMGCTL", "EBIU_AMBCTL0", "EBIU_AMBCTL1",
"EBIU_MSBCTL", "EBIU_ARBSTAT", "EBIU_MODE", "EBIU_FCTL",
};
static const char * const *mmr_names;
#define mmr_name(off) (mmr_names[(off) / 4] ? : "<INV>")
static void
bfin_ebiu_amc_write_amgctl (struct hw *me, struct bfin_ebiu_amc *amc,
bu16 amgctl)
{
bu32 amben_old, amben, addr, i;
amben_old = MIN ((amc->amgctl >> 1) & 0x7, 4);
amben = MIN ((amgctl >> 1) & 0x7, 4);
HW_TRACE ((me, "reattaching banks: AMGCTL 0x%04x[%u] -> 0x%04x[%u]",
amc->amgctl, amben_old, amgctl, amben));
for (i = 0; i < 4; ++i)
{
addr = BFIN_EBIU_AMC_BASE + i * amc->bank_size;
if (i < amben_old)
{
HW_TRACE ((me, "detaching bank %u (%#x base)", i, addr));
sim_core_detach (hw_system (me), NULL, 0, 0, addr);
}
if (i < amben)
{
struct hw *slave = amc->slaves[i];
HW_TRACE ((me, "attaching bank %u (%#x base) to %s", i, addr,
slave ? hw_path (slave) : "<floating pins>"));
sim_core_attach (hw_system (me), NULL, 0, access_read_write_exec,
0, addr, amc->bank_size, 0, slave, NULL);
}
}
amc->amgctl = amgctl;
}
static unsigned
bf50x_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,
address_word addr, unsigned nr_bytes,
struct bfin_ebiu_amc *amc, bu32 mmr_off,
bu32 value)
{
switch (mmr_off)
{
case mmr_offset(amgctl):
dv_bfin_mmr_require_16 (me, addr, nr_bytes, true);
bfin_ebiu_amc_write_amgctl (me, amc, value);
break;
case mmr_offset(bf50x.ambctl0):
amc->bf50x.ambctl0 = value;
break;
case mmr_offset(bf50x.ambctl1):
amc->bf50x.ambctl1 = value;
break;
case mmr_offset(bf50x.mode):
/* XXX: implement this. */
dv_bfin_mmr_require_16 (me, addr, nr_bytes, true);
break;
case mmr_offset(bf50x.fctl):
/* XXX: implement this. */
dv_bfin_mmr_require_16 (me, addr, nr_bytes, true);
break;
default:
dv_bfin_mmr_invalid (me, addr, nr_bytes, true);
break;
}
return nr_bytes;
}
static unsigned
bf53x_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,
address_word addr, unsigned nr_bytes,
struct bfin_ebiu_amc *amc, bu32 mmr_off,
bu32 value)
{
switch (mmr_off)
{
case mmr_offset(amgctl):
dv_bfin_mmr_require_16 (me, addr, nr_bytes, true);
bfin_ebiu_amc_write_amgctl (me, amc, value);
break;
case mmr_offset(bf53x.ambctl0):
amc->bf53x.ambctl0 = value;
break;
case mmr_offset(bf53x.ambctl1):
amc->bf53x.ambctl1 = value;
break;
default:
dv_bfin_mmr_invalid (me, addr, nr_bytes, true);
break;
}
return nr_bytes;
}
static unsigned
bf54x_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,
address_word addr, unsigned nr_bytes,
struct bfin_ebiu_amc *amc, bu32 mmr_off,
bu32 value)
{
switch (mmr_off)
{
case mmr_offset(amgctl):
dv_bfin_mmr_require_16 (me, addr, nr_bytes, true);
bfin_ebiu_amc_write_amgctl (me, amc, value);
break;
case mmr_offset(bf54x.ambctl0):
amc->bf54x.ambctl0 = value;
break;
case mmr_offset(bf54x.ambctl1):
amc->bf54x.ambctl1 = value;
break;
case mmr_offset(bf54x.mbsctl):
/* XXX: implement this. */
break;
case mmr_offset(bf54x.arbstat):
/* XXX: implement this. */
break;
case mmr_offset(bf54x.mode):
/* XXX: implement this. */
break;
case mmr_offset(bf54x.fctl):
/* XXX: implement this. */
break;
default:
dv_bfin_mmr_invalid (me, addr, nr_bytes, true);
break;
}
return nr_bytes;
}
static unsigned
bfin_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,
address_word addr, unsigned nr_bytes)
{
struct bfin_ebiu_amc *amc = hw_data (me);
bu32 mmr_off;
bu32 value;
value = dv_load_4 (source);
mmr_off = addr - amc->base;
HW_TRACE_WRITE ();
return amc->io_write (me, source, space, addr, nr_bytes,
amc, mmr_off, value);
}
static unsigned
bf50x_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,
address_word addr, unsigned nr_bytes,
struct bfin_ebiu_amc *amc, bu32 mmr_off,
void *valuep, bu16 *value16, bu32 *value32)
{
switch (mmr_off)
{
case mmr_offset(amgctl):
case mmr_offset(bf50x.fctl):
dv_bfin_mmr_require_16 (me, addr, nr_bytes, false);
dv_store_2 (dest, *value16);
break;
case mmr_offset(bf50x.ambctl0):
case mmr_offset(bf50x.ambctl1):
case mmr_offset(bf50x.mode):
dv_store_4 (dest, *value32);
break;
default:
dv_bfin_mmr_invalid (me, addr, nr_bytes, false);
break;
}
return nr_bytes;
}
static unsigned
bf53x_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,
address_word addr, unsigned nr_bytes,
struct bfin_ebiu_amc *amc, bu32 mmr_off,
void *valuep, bu16 *value16, bu32 *value32)
{
switch (mmr_off)
{
case mmr_offset(amgctl):
dv_bfin_mmr_require_16 (me, addr, nr_bytes, false);
dv_store_2 (dest, *value16);
break;
case mmr_offset(bf53x.ambctl0):
case mmr_offset(bf53x.ambctl1):
dv_store_4 (dest, *value32);
break;
default:
dv_bfin_mmr_invalid (me, addr, nr_bytes, false);
break;
}
return nr_bytes;
}
static unsigned
bf54x_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,
address_word addr, unsigned nr_bytes,
struct bfin_ebiu_amc *amc, bu32 mmr_off,
void *valuep, bu16 *value16, bu32 *value32)
{
switch (mmr_off)
{
case mmr_offset(amgctl):
dv_bfin_mmr_require_16 (me, addr, nr_bytes, false);
dv_store_2 (dest, *value16);
break;
case mmr_offset(bf54x.ambctl0):
case mmr_offset(bf54x.ambctl1):
case mmr_offset(bf54x.mbsctl):
case mmr_offset(bf54x.arbstat):
case mmr_offset(bf54x.mode):
case mmr_offset(bf54x.fctl):
dv_store_4 (dest, *value32);
break;
default:
dv_bfin_mmr_invalid (me, addr, nr_bytes, false);
break;
}
return nr_bytes;
}
static unsigned
bfin_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,
address_word addr, unsigned nr_bytes)
{
struct bfin_ebiu_amc *amc = hw_data (me);
bu32 mmr_off;
void *valuep;
mmr_off = addr - amc->base;
valuep = (void *)((unsigned long)amc + mmr_base() + mmr_off);
HW_TRACE_READ ();
return amc->io_read (me, dest, space, addr, nr_bytes, amc,
mmr_off, valuep, valuep, valuep);
}
static void
bfin_ebiu_amc_attach_address_callback (struct hw *me,
int level,
int space,
address_word addr,
address_word nr_bytes,
struct hw *client)
{
struct bfin_ebiu_amc *amc = hw_data (me);
HW_TRACE ((me, "attach - level=%d, space=%d, addr=0x%lx, nr_bytes=%lu, client=%s",
level, space, (unsigned long) addr, (unsigned long) nr_bytes, hw_path (client)));
if (addr + nr_bytes > 4)
hw_abort (me, "ebiu amc attaches are done in terms of banks");
while (nr_bytes--)
amc->slaves[addr + nr_bytes] = client;
bfin_ebiu_amc_write_amgctl (me, amc, amc->amgctl);
}
static void
attach_bfin_ebiu_amc_regs (struct hw *me, struct bfin_ebiu_amc *amc,
unsigned reg_size)
{
address_word attach_address;
int attach_space;
unsigned attach_size;
reg_property_spec reg;
if (hw_find_property (me, "reg") == NULL)
hw_abort (me, "Missing \"reg\" property");
if (!hw_find_reg_array_property (me, "reg", 0, ®))
hw_abort (me, "\"reg\" property must contain three addr/size entries");
if (hw_find_property (me, "type") == NULL)
hw_abort (me, "Missing \"type\" property");
hw_unit_address_to_attach_address (hw_parent (me),
®.address,
&attach_space, &attach_address, me);
hw_unit_size_to_attach_size (hw_parent (me), ®.size, &attach_size, me);
if (attach_size != reg_size)
hw_abort (me, "\"reg\" size must be %#x", reg_size);
hw_attach_address (hw_parent (me),
0, attach_space, attach_address, attach_size, me);
amc->base = attach_address;
}
static void
bfin_ebiu_amc_finish (struct hw *me)
{
struct bfin_ebiu_amc *amc;
bu32 amgctl;
unsigned reg_size;
amc = HW_ZALLOC (me, struct bfin_ebiu_amc);
set_hw_data (me, amc);
set_hw_io_read_buffer (me, bfin_ebiu_amc_io_read_buffer);
set_hw_io_write_buffer (me, bfin_ebiu_amc_io_write_buffer);
set_hw_attach_address (me, bfin_ebiu_amc_attach_address_callback);
amc->type = hw_find_integer_property (me, "type");
switch (amc->type)
{
case 500 ... 509:
amc->io_write = bf50x_ebiu_amc_io_write_buffer;
amc->io_read = bf50x_ebiu_amc_io_read_buffer;
mmr_names = bf50x_mmr_names;
reg_size = sizeof (amc->bf50x) + 4;
/* Initialize the AMC. */
amc->bank_size = 1 * 1024 * 1024;
amgctl = 0x00F3;
amc->bf50x.ambctl0 = 0x0000FFC2;
amc->bf50x.ambctl1 = 0x0000FFC2;
amc->bf50x.mode = 0x0001;
amc->bf50x.fctl = 0x0002;
break;
case 540 ... 549:
amc->io_write = bf54x_ebiu_amc_io_write_buffer;
amc->io_read = bf54x_ebiu_amc_io_read_buffer;
mmr_names = bf54x_mmr_names;
reg_size = sizeof (amc->bf54x) + 4;
/* Initialize the AMC. */
amc->bank_size = 64 * 1024 * 1024;
amgctl = 0x0002;
amc->bf54x.ambctl0 = 0xFFC2FFC2;
amc->bf54x.ambctl1 = 0xFFC2FFC2;
amc->bf54x.fctl = 0x0006;
break;
case 510 ... 519:
case 522 ... 527:
case 531 ... 533:
case 534:
case 536:
case 537:
case 538 ... 539:
case 561:
amc->io_write = bf53x_ebiu_amc_io_write_buffer;
amc->io_read = bf53x_ebiu_amc_io_read_buffer;
mmr_names = bf53x_mmr_names;
reg_size = sizeof (amc->bf53x) + 4;
/* Initialize the AMC. */
if (amc->type == 561)
amc->bank_size = 64 * 1024 * 1024;
else
amc->bank_size = 1 * 1024 * 1024;
amgctl = 0x00F2;
amc->bf53x.ambctl0 = 0xFFC2FFC2;
amc->bf53x.ambctl1 = 0xFFC2FFC2;
break;
case 590 ... 599: /* BF59x has no AMC. */
default:
hw_abort (me, "no support for EBIU AMC on this Blackfin model yet");
}
attach_bfin_ebiu_amc_regs (me, amc, reg_size);
bfin_ebiu_amc_write_amgctl (me, amc, amgctl);
}
const struct hw_descriptor dv_bfin_ebiu_amc_descriptor[] = {
{"bfin_ebiu_amc", bfin_ebiu_amc_finish,},
{NULL, NULL},
};
|