1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
|
# Copyright (C) 2003-2020 Free Software Foundation, Inc.
#
# This file is part of the GNU Binutils.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
# MA 02110-1301, USA.
if {![istarget mips*-*-*] || ![is_elf_format]} {
return
}
global ldemul
if {[istarget mips*-*-irix6*]} {
set ldemul "-melf32bsmip"
} elseif {[istarget mips*el-*-linux*]} {
set ldemul "-melf32ltsmip"
} elseif {[istarget mips*-*-linux*]} {
set ldemul "-melf32btsmip"
} elseif {[istarget mips*el-*-*freebsd*]} {
set ldemul "-melf32ltsmip_fbsd"
} elseif {[istarget mips*-*-*freebsd*]} {
set ldemul "-melf32btsmip_fbsd"
} else {
set ldemul ""
}
# Check is ld supported 32bit emulations.
proc check_ld_support_32bit { } {
global ld
global echo
set ld_output [remote_exec host $ld "-V"]
if [string match "*elf32*" $ld_output] then {
return 1
} else {
return 0
}
}
# Check args is 32bit abis.
proc check_is_32bit_args {arg} {
if { [string match "*-32*" $arg]
|| [string match "*-mabi=32*" $arg]
|| [string match "*-mabi=o64*" $arg]
|| [string match "*-mgp32*" $arg] } {
return 1
} else {
return 0
}
}
# Assemble jr.s using each of the argument lists in ARGLIST. Return the
# list of object files on success and an empty list on failure.
proc assemble_for_flags {arglist} {
global as srcdir subdir
set objs {}
set index 1
foreach args $arglist {
set obj "tmpdir/mips-flags-${index}.o"
if {![ld_assemble $as "$args $srcdir/$subdir/jr.s" $obj]} {
return ""
}
lappend objs $obj
incr index
}
return $objs
}
# Assemble a file using each set of arguments in ARGLIST. Check that
# the objects can be linked together and that the `readelf -h' output
# includes each flag named in FLAGS. Additional one or more arguments
# request the addition of the `-A' option to `readelf' invocation. In
# this case check MIPS ABI Flags reported for the ISA to match the
# first of these arguments, the ISA Extension to match the second, and
# the ASEs listed are exactly the same as those listed in the third,
# passed as a TCL list.
proc good_combination {arglist flags args} {
global ld ldemul READELF
set finalobj "tmpdir/mips-flags.o"
set testname "MIPS compatible objects: $arglist"
set objs [assemble_for_flags $arglist]
foreach argsl $arglist {
if { [check_is_32bit_args $argsl] && ![check_ld_support_32bit] } {
unsupported $testname
return 0
}
}
if {$objs == ""} {
unresolved $testname
} elseif {![ld_link "$ld $ldemul" $finalobj "-r $objs"]} {
fail $testname
} else {
set A [expr {[llength $args] > 0} ? {"A"} : {""}]
set cmd "$READELF -h$A $finalobj"
send_log "$cmd\n"
set cmdret [remote_exec host [concat sh -c [list "$cmd 2>&1"]]]
set output [lindex $cmdret 1]
set cmdret [lindex $cmdret 0]
if {$cmdret != 0 \
|| ![regexp "Flags: *(\[^\n\r\]*)" $output full gotflags]} {
unresolved $testname
} else {
set failed 0
# GOTFLAGS is a list of flags separated by ", ".
# Convert it to a tcl list.
regsub -all ", " $gotflags "," gotflags
set gotflags [split $gotflags ","]
foreach flag $flags {
if {[lsearch -exact $gotflags $flag] < 0} {
# The mips*-*-irix* not use o32 flags.
if {[istarget mips*-*-irix*] && $flag == "o32"} {
set failed 0
} else {
set failed 1
}
}
}
set isa [string trim [lindex $args 0]]
if {$isa != ""
&& (![regexp "ISA: *(\[^\n\r\]*)" $output full gotisa]
|| ![string match $isa $gotisa])} {
set failed 1
}
set ext [string trim [lindex $args 1]]
if {$ext != ""
&& (![regexp "ISA Extension: *(\[^\n\r\]*)" \
$output full gotext]
|| ![string match $ext $gotext])} {
set failed 1
}
set ases [string trim [lindex $args 2]]
if {[llength $ases] > 0} {
if {![regexp "ASEs:\[\n\r\]+((?:\t\[^\n\r\]*\[\n\r\]+)*)" \
$output full gotases]} {
set failed 1
} else {
# GOTASES is a list of strings separated by tab and
# line separator characters. Convert it to a TCL list.
regsub -all "\[\n\r\t\]+" $gotases "\n" gotases
set gotases [split [string trim $gotases] "\n"]
foreach ase $ases {
set aseidx [lsearch -exact $gotases $ase]
if {$aseidx >= 0} {
set gotases [lreplace $gotases $aseidx $aseidx]
} else {
set failed 1
}
}
if {[llength $gotases] > 0} {
set failed 1
}
}
}
if {$failed} {
fail $testname
} else {
pass $testname
}
}
}
}
# Like good_combination, but check that the objects can't be linked
# together successfully and that the output includes MESSAGE.
proc bad_combination {arglist message} {
global link_output ld ldemul
set finalobj "tmpdir/mips-flags.o"
set testname "MIPS incompatible objects: $arglist"
set objs [assemble_for_flags $arglist]
foreach argsl $arglist {
if { [check_is_32bit_args $argsl] && ![check_ld_support_32bit] } {
unsupported $testname
return 0
}
}
if {$objs == ""} {
unresolved $testname
} elseif {[ld_link "$ld $ldemul" $finalobj "-r $objs"]
|| [string first $message $link_output] < 0} {
fail $testname
} else {
pass $testname
}
}
# Routines to check for various kinds of incompatibility.
proc abi_conflict {arglist firstabi secondabi} {
bad_combination $arglist \
"linking $secondabi module with previous $firstabi modules"
}
proc isa_conflict {arglist firstisa secondisa} {
bad_combination $arglist \
"linking mips:$secondisa module with previous mips:$firstisa modules"
}
proc regsize_conflict {arglist} {
bad_combination $arglist \
"linking 32-bit code with 64-bit code"
}
abi_conflict { "-mabi=eabi -mgp32" "-mips4 -mabi=32" } EABI32 O32
abi_conflict { "-mips4 -mabi=o64" "-mips3 -mabi=eabi" } O64 EABI64
isa_conflict { "-march=vr5500 -32" "-march=sb1 -32" } 5500 sb1
isa_conflict { "-march=vr5400 -32" "-march=4120 -32" } 5400 4120
isa_conflict { "-march=r3900 -32" "-march=r6000 -32" } 3900 6000
isa_conflict { "-march=r4010 -32" "-march=r4650 -32" } 4010 4650
isa_conflict { "-mips3 -mgp32 -32" "-mips32 -32" } 4000 isa32
isa_conflict { "-march=sb1 -mgp32 -32" "-mips32r2 -32" } sb1 isa32r2
isa_conflict { "-march=sb1 -32" "-mips64r2 -32" } sb1 isa64r2
isa_conflict { "-march=vr4100 -32" "-march=r10000 -32" } 4100 8000
isa_conflict { "-march=r5900 -32" "-march=vr4111 -32" } 5900 4111
isa_conflict { "-march=loongson2e -32" "-march=loongson2f -32" } loongson_2e loongson_2f
isa_conflict { "-march=gs464 -32" "-march=loongson2f -32" } gs464 loongson_2f
isa_conflict { "-march=interaptiv-mr2 -32" \
"-march=r4010 -32" } interaptiv-mr2 4010
isa_conflict { "-march=interaptiv-mr2 -mnan=2008 -mfp64 -32" \
"-mips32r6 -32" } interaptiv-mr2 isa32r6
isa_conflict { "-march=interaptiv-mr2 -32" \
"-mips3 -32" } interaptiv-mr2 4000
isa_conflict { "-march=interaptiv-mr2 -32" \
"-mips64r2 -32" } interaptiv-mr2 isa64r2
isa_conflict { "-march=interaptiv-mr2 -32" \
"-march=octeon -32" } interaptiv-mr2 octeon
regsize_conflict { "-mips4 -mgp64 -mabi=o64" "-mips2 -32" }
regsize_conflict { "-mips4 -mabi=o64" "-mips4 -mabi=32" }
regsize_conflict { "-mips4 -mabi=eabi -mgp32" "-mips4 -mabi=eabi -mgp64" }
regsize_conflict { "-march=vr5000 -mgp64 -mabi=o64" "-march=vr5000 -mgp32 -32" }
regsize_conflict { "-mips32 -32" "-mips64 -mabi=o64" }
regsize_conflict { "-mips32r2 -32" "-mips64 -mabi=o64" }
regsize_conflict { "-mips32r2 -32" "-mips64r2 -mabi=o64" }
good_combination { "-mips4 -mgp32 -32" "-mips2 -32" } { mips4 o32 }
good_combination { "-mips4 -mabi=32" "-mips2 -32" } { mips4 o32 }
good_combination { "-mips2 -32" "-mips4 -mabi=32" } { mips4 o32 }
good_combination { "-mips2 -mabi=eabi" "-mips4 -mabi=eabi -mgp32" } { mips4 eabi32 }
good_combination { "-mips2 -32" "-mips32 -32" "-mips32r2 -32" } { mips32r2 }
good_combination { "-mips1 -32" "-mips32r2 -32" "-mips32 -32" } { mips32r2 }
good_combination { "-march=vr4100 -32" "-march=vr4120 -32" } { 4120 }
good_combination { "-march=vr5400 -32" "-march=vr5500 -32" "-mips4 -32" } { 5500 }
good_combination { "-mips3 -32" "-mips4 -32" "-march=sb1 -32" "-mips5 -32" } { sb1 }
good_combination { "-mips1 -32" "-march=3900 -32" } { 3900 }
good_combination { "-mips3 -32" "-mips64r2 -32" " -mips64 -32" } { mips64r2 }
good_combination { "-march=vr4120 -mabi=32" "-mips3 -mabi=32" } { 4120 o32 }
good_combination { "-march=sb1 -mgp32 -32" "-march=4000 -mgp32 -32" } { sb1 o32 }
good_combination { "-mips32 -mabi=32" "-march=sb1 -mabi=32" } { sb1 o32 }
good_combination { "-mips64r2 -mabi=32" "-mips32 -mabi=32" } { mips64r2 o32 }
good_combination { "-mips5 -mabi=o64" "-mips64r2 -mabi=o64" } { mips64r2 o64 }
good_combination { "-march=interaptiv-mr2 -32" "-mips1 -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r3 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" "MT ASE" }
good_combination { "-march=interaptiv-mr2 -32" "-mips32r2 -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r3 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" "MT ASE" }
good_combination { "-march=interaptiv-mr2 -32" "-march=interaptiv -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r3 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" "MT ASE" }
good_combination { "-march=interaptiv-mr2 -32" "-mips32r3 -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r3 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" "MT ASE" }
good_combination { "-march=interaptiv-mr2 -32" "-mips32r3 -mips16 -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r3 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" "MT ASE" "MIPS16 ASE" }
good_combination { "-march=interaptiv-mr2 -mips16 -32" "-mips32r3 -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r3 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" "MT ASE" \
"MIPS16 ASE" "MIPS16e2 ASE" }
good_combination { "-march=interaptiv-mr2 -32" "-mips32r5 -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r5 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" "MT ASE" }
good_combination { "-march=interaptiv-mr2 -32" "-march=m5100 -32" } \
{ mips32r2 interaptiv-mr2 } \
MIPS32r5 "Imagination interAptiv MR2" \
{ "DSP ASE" "Enhanced VA Scheme" \
"MCU (MicroController) ASE" "MT ASE" }
good_combination { "-march=gs464 -32" "-march=gs464e -32" } \
{ gs464e o32 } \
MIPS64r2 "None" \
{ "Loongson MMI ASE" "Loongson CAM ASE" "Loongson EXT ASE" "Loongson EXT2 ASE" }
good_combination { "-march=gs264e -32" "-march=gs464e -32" } \
{ gs264e o32 } \
MIPS64r2 "None" \
{ "Loongson MMI ASE" "Loongson CAM ASE" "Loongson EXT ASE" "Loongson EXT2 ASE" }
|