1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
|
/* tc-epiphany.c -- Assembler for the Adapteva EPIPHANY
Copyright (C) 2009-2019 Free Software Foundation, Inc.
Contributed by Embecosm on behalf of Adapteva, Inc.
This file is part of GAS, the GNU Assembler.
GAS is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.
GAS is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with GAS; see the file COPYING. If not, write to
the Free Software Foundation, 51 Franklin Street - Fifth Floor,
Boston, MA 02110-1301, USA. */
#include "as.h"
#include "subsegs.h"
#include "symcat.h"
#include "opcodes/epiphany-desc.h"
#include "opcodes/epiphany-opc.h"
#include "cgen.h"
#include "elf/common.h"
#include "elf/epiphany.h"
#include "dwarf2dbg.h"
/* Structure to hold all of the different components describing
an individual instruction. */
typedef struct
{
const CGEN_INSN * insn;
const CGEN_INSN * orig_insn;
CGEN_FIELDS fields;
#if CGEN_INT_INSN_P
CGEN_INSN_INT buffer [1];
#define INSN_VALUE(buf) (*(buf))
#else
unsigned char buffer [CGEN_MAX_INSN_SIZE];
#define INSN_VALUE(buf) (buf)
#endif
char * addr;
fragS * frag;
int num_fixups;
fixS * fixups [GAS_CGEN_MAX_FIXUPS];
int indices [MAX_OPERAND_INSTANCES];
}
epiphany_insn;
const char comment_chars[] = ";";
const char line_comment_chars[] = "#";
const char line_separator_chars[] = "`";
const char EXP_CHARS[] = "eE";
const char FLT_CHARS[] = "fFdD";
/* Flag to detect when switching to code section where insn alignment is
implied. */
static bfd_boolean force_code_align = FALSE;
static void
epiphany_elf_section_rtn (int i)
{
obj_elf_section (i);
if (force_code_align)
{
do_align (1, NULL, 0, 0);
force_code_align = FALSE;
}
}
static void
epiphany_elf_section_text (int i)
{
obj_elf_text (i);
do_align (1, NULL, 0, 0);
force_code_align = FALSE;
}
/* The target specific pseudo-ops which we support. */
const pseudo_typeS md_pseudo_table[] =
{
{ "text", epiphany_elf_section_text, 0 },
{ "sect", epiphany_elf_section_rtn, 0 },
/* .word should be 32 bits. */
{ "word", cons, 4 },
{ "cpu", s_ignore, 0 },
{ "thumb_func", s_ignore, 0 },
{ "code", s_ignore, 0 },
{ NULL, NULL, 0 }
};
enum options
{
OPTION_CPU_EPIPHANY = OPTION_MD_BASE,
OPTION_CPU_EPIPHANY16
};
struct option md_longopts[] =
{
{ "mepiphany ", no_argument, NULL, OPTION_CPU_EPIPHANY },
{ "mepiphany16", no_argument, NULL, OPTION_CPU_EPIPHANY16 },
{ NULL, no_argument, NULL, 0 },
};
size_t md_longopts_size = sizeof (md_longopts);
const char * md_shortopts = "";
int
md_parse_option (int c ATTRIBUTE_UNUSED, const char * arg ATTRIBUTE_UNUSED)
{
return 0; /* No target-specific options. */
}
void
md_show_usage (FILE * stream)
{
fprintf (stream, _("EPIPHANY specific command line options:\n"));
}
void
md_begin (void)
{
/* Initialize the `cgen' interface. */
/* Set the machine number and endian. */
gas_cgen_cpu_desc = epiphany_cgen_cpu_open (CGEN_CPU_OPEN_MACHS,
bfd_mach_epiphany32,
CGEN_CPU_OPEN_ENDIAN,
CGEN_ENDIAN_LITTLE,
CGEN_CPU_OPEN_END);
epiphany_cgen_init_asm (gas_cgen_cpu_desc);
/* This is a callback from cgen to gas to parse operands. */
cgen_set_parse_operand_fn (gas_cgen_cpu_desc, gas_cgen_parse_operand);
/* Set the machine type. */
bfd_default_set_arch_mach (stdoutput, bfd_arch_epiphany, bfd_mach_epiphany32);
literal_prefix_dollar_hex = TRUE;
}
valueT
md_section_align (segT segment, valueT size)
{
int align = bfd_get_section_alignment (stdoutput, segment);
return ((size + (1 << align) - 1) & -(1 << align));
}
/* Functions concerning relocs. */
long
md_pcrel_from (fixS *fixP ATTRIBUTE_UNUSED)
{
abort ();
}
/* Write a value out to the object file, using the appropriate endianness. */
void
md_number_to_chars (char * buf, valueT val, int n)
{
number_to_chars_littleendian (buf, val, n);
}
int
epiphany_elf_section_flags (int flags,
int attr ATTRIBUTE_UNUSED,
int type ATTRIBUTE_UNUSED)
{
/* This is used to detect when the section changes to an executable section.
This function is called by the elf section processing. When we note an
executable section specifier we set an internal flag to denote when
word alignment should be forced. */
if (flags & SEC_CODE)
force_code_align = TRUE;
return flags;
}
/* Non-zero if we are generating PIC code. */
int pic_code;
/* Epiphany er_flags. */
static int epiphany_flags = 0;
/* Relocations against symbols are done in two
parts, with a HI relocation and a LO relocation. Each relocation
has only 16 bits of space to store an addend. This means that in
order for the linker to handle carries correctly, it must be able
to locate both the HI and the LO relocation. This means that the
relocations must appear in order in the relocation table.
In order to implement this, we keep track of each unmatched HI
relocation. We then sort them so that they immediately precede the
corresponding LO relocation. */
struct epiphany_hi_fixup
{
/* Next HI fixup. */
struct epiphany_hi_fixup *next;
/* This fixup. */
fixS *fixp;
/* The section this fixup is in. */
segT seg;
};
#define GOT_NAME "_GLOBAL_OFFSET_TABLE_"
static symbolS * GOT_symbol;
static inline bfd_boolean
epiphany_PIC_related_p (symbolS *sym)
{
expressionS *exp;
if (! sym)
return FALSE;
if (sym == GOT_symbol)
return TRUE;
exp = symbol_get_value_expression (sym);
return (exp->X_op == O_PIC_reloc
|| exp->X_md == BFD_RELOC_EPIPHANY_SIMM24
|| exp->X_md == BFD_RELOC_EPIPHANY_SIMM8
|| epiphany_PIC_related_p (exp->X_add_symbol)
|| epiphany_PIC_related_p (exp->X_op_symbol));
}
/* Perform target dependent relocations that are done at compile time.
There aren't very many of these. */
void
epiphany_apply_fix (fixS *fixP, valueT *valP, segT seg)
{
if (fixP->fx_addsy == (symbolS *) NULL)
fixP->fx_done = 1;
if (((int) fixP->fx_r_type < (int) BFD_RELOC_UNUSED)
&& fixP->fx_done)
{
/* Install EPIPHANY-dependent relocations HERE because nobody else
will. */
char *where = fixP->fx_frag->fr_literal + fixP->fx_where;
unsigned char *insn = (unsigned char *)where;
valueT value = * valP;
switch (fixP->fx_r_type)
{
default:
break;
case BFD_RELOC_NONE:
return;
case BFD_RELOC_EPIPHANY_SIMM11:
where[0] = where[0] | ((value & 1) << 7);
where[1] = where[1] | ((value & 6) >> 1);
where[2] = (value >> 3) & 0xff;
return;
case BFD_RELOC_EPIPHANY_IMM11:
where[0] = where[0] | ((value & 1) << 7);
where[1] = where[1] | ((value & 6) >> 1);
where[2] = (value >> 3) & 0xff;
return;
case BFD_RELOC_EPIPHANY_SIMM8:
md_number_to_chars (where+1, value>>1, 1);
return;
case BFD_RELOC_EPIPHANY_SIMM24:
md_number_to_chars (where+1, value>>1, 3);
return;
case BFD_RELOC_EPIPHANY_HIGH:
value >>= 16;
/* fallthru */
case BFD_RELOC_EPIPHANY_LOW:
value = (((value & 0xff) << 5) | insn[0])
| (insn[1] << 8)
| ((value & 0xff00) << 12)
| (insn[2] << 16);
md_number_to_chars (where, value, 3);
return;
}
}
/* Just do the default if we can't special case. */
return gas_cgen_md_apply_fix (fixP, valP, seg);
}
/* This is called from HANDLE_ALIGN in write.c. Fill in the contents
of an rs_align_code fragment. 0x01a2 is 16-bit pattern for a "nop". */
static const unsigned char nop_pattern[] = { 0xa2, 0x01 };
void
epiphany_handle_align (fragS *fragp)
{
int bytes, fix;
char *p;
if (fragp->fr_type != rs_align_code)
return;
bytes = fragp->fr_next->fr_address - fragp->fr_address - fragp->fr_fix;
p = fragp->fr_literal + fragp->fr_fix;
fix = 0;
if (bytes & 1)
{
fix = 1;
*p++ = 0;
bytes--;
}
if (bytes & 2)
{
memcpy (p, nop_pattern, 2);
p += 2;
bytes -= 2;
fix += 2;
}
fragp->fr_fix += fix;
}
/* Read a comma separated incrementing list of register names
and form a bit mask of up to 15 registers 0..14. */
static const char *
parse_reglist (const char * s, int * mask)
{
int regmask = 0;
while (*s)
{
long value;
while (*s == ' ')
++s;
/* Parse a list with "," or "}" as limiters. */
const char *errmsg
= cgen_parse_keyword (gas_cgen_cpu_desc, &s,
&epiphany_cgen_opval_gr_names, &value);
if (errmsg)
return errmsg;
if (value > 15)
return _("register number too large for push/pop");
regmask |= 1 << value;
if (regmask < *mask)
return _("register is out of order");
*mask |= regmask;
while (*s==' ')
++s;
if (*s == '}')
return NULL;
else if (*s++ == ',')
continue;
else
return _("bad register list");
}
return _("malformed reglist in push/pop");
}
/* Assemble an instruction, push and pop pseudo instructions should have
already been expanded. */
static void
epiphany_assemble (const char *str)
{
epiphany_insn insn;
char *errmsg = 0;
memset (&insn, 0, sizeof (insn));
/* Initialize GAS's cgen interface for a new instruction. */
gas_cgen_init_parse ();
insn.insn = epiphany_cgen_assemble_insn
(gas_cgen_cpu_desc, str, &insn.fields, insn.buffer, & errmsg);
if (!insn.insn)
{
as_bad ("%s", errmsg);
return;
}
if (CGEN_INSN_BITSIZE (insn.insn) == 32)
{
/* Doesn't really matter what we pass for RELAX_P here. */
gas_cgen_finish_insn (insn.insn, insn.buffer,
CGEN_FIELDS_BITSIZE (&insn.fields), 1, NULL);
}
else
{
if (CGEN_INSN_BITSIZE (insn.insn) != 16)
abort ();
insn.orig_insn = insn.insn;
gas_cgen_finish_insn (insn.orig_insn, insn.buffer,
CGEN_FIELDS_BITSIZE (&insn.fields),
1 /* relax_p */, NULL);
}
/* Checks for behavioral restrictions on LD/ST instructions. */
#define DISPMOD _("destination register modified by displacement-post-modified address")
#define LDSTODD _("ldrd/strd requires even:odd register pair")
/* Helper macros for splitting apart instruction fields. */
#define ADDR_POST_MODIFIED(i) (((i) >> 25) & 0x1)
#define ADDR_SIZE(i) (((i) >> 5) & 3)
#define ADDR_LOADSTORE(i) (((i) >> 4) & 0x1)
switch (insn.buffer[0] & 0xf)
{
/* Post-modify registers cannot be destinations. */
case OP4_LDSTR16P:
{
if (ADDR_LOADSTORE (insn.buffer[0]) == OP_LOAD)
if (insn.fields.f_rd == insn.fields.f_rn /* Postmodify dest. */
|| (insn.fields.f_rd+1 == insn.fields.f_rn
&& ADDR_SIZE (insn.buffer[0]) == OPW_DOUBLE))
{
as_bad ("%s", DISPMOD);
return;
}
if ((insn.fields.f_rd & 1) /* Odd-numbered register... */
&& insn.fields.f_wordsize == OPW_DOUBLE) /* ...and 64 bit transfer. */
{
as_bad ("%s", LDSTODD);
return;
}
break;
}
case OP4_LDSTRP:
{
if (ADDR_LOADSTORE (insn.buffer[0]) == OP_LOAD) /* A load. */
if (insn.fields.f_rd6 == insn.fields.f_rn6 /* Postmodify dest. */
/* Check for regpair postindexed. */
|| (insn.fields.f_rd6 + 1 == insn.fields.f_rn6
&& ADDR_SIZE (insn.buffer[0]) == OPW_DOUBLE))
{
as_bad ("%s", DISPMOD);
return;
}
if ((insn.fields.f_rd6 & 1) && ADDR_SIZE (insn.buffer[0]) == OPW_DOUBLE)
/* Lsb of RD odd and 64 bit transfer. */
{
as_bad ("%s", LDSTODD);
return;
}
break;
}
case OP4_LDSTR16X:
case OP4_LDSTR16D:
{
/* Check for unaligned load/store double. */
if ((insn.fields.f_rd & 1) && ADDR_SIZE (insn.buffer[0]) == OPW_DOUBLE)
/* Lsb of RD odd and 64 bit transfer. */
{
as_bad ("%s", LDSTODD);
return;
}
break;
}
case OP4_LDSTRD:
{
/* Check for load to post-modified register. */
if (ADDR_LOADSTORE (insn.buffer[0]) == OP_LOAD /* A load. */
&& ADDR_POST_MODIFIED (insn.buffer[0]) == PMOD_POST /* Post-mod. */
&& (insn.fields.f_rd6 == insn.fields.f_rn6
|| (insn.fields.f_rd6+1 == insn.fields.f_rn6
&& ADDR_SIZE (insn.buffer[0]) == OPW_DOUBLE)))
{
as_bad ("%s", DISPMOD);
return;
}
}
/* fallthru */
case OP4_LDSTRX:
{
/* Check for unaligned load/store double. */
if ((insn.fields.f_rd6 & 1) && ADDR_SIZE (insn.buffer[0]) == OPW_DOUBLE)
{
as_bad ("%s", LDSTODD);
return;
}
break;
}
default:
break;
}
}
void
md_assemble (char *str)
{
const char * pperr = 0;
int regmask=0, push=0, pop=0;
/* Special-case push/pop instruction macros. */
if (0 == strncmp (str, "push {", 6))
{
char * s = str + 6;
push = 1;
pperr = parse_reglist (s, ®mask);
}
else if (0 == strncmp (str, "pop {", 5))
{
char * s = str + 5;
pop = 1;
pperr = parse_reglist (s, ®mask);
}
if (pperr)
{
as_bad ("%s", pperr);
return;
}
if (push && regmask)
{
char buff[20];
int i,p ATTRIBUTE_UNUSED;
epiphany_assemble ("mov r15,4");
epiphany_assemble ("sub sp,sp,r15");
for (i = 0, p = 1; i <= 15; ++i, regmask >>= 1)
{
if (regmask == 1)
sprintf (buff, "str r%d,[sp]", i); /* Last one. */
else if (regmask & 1)
sprintf (buff, "str r%d,[sp],-r15", i);
else
continue;
epiphany_assemble (buff);
}
return;
}
else if (pop && regmask)
{
char buff[20];
int i,p;
epiphany_assemble ("mov r15,4");
for (i = 15, p = 1 << 15; i >= 0; --i, p >>= 1)
if (regmask & p)
{
sprintf (buff, "ldr r%d,[sp],+r15", i);
epiphany_assemble (buff);
}
return;
}
epiphany_assemble (str);
}
/* The syntax in the manual says constants begin with '#'.
We just ignore it. */
void
md_operand (expressionS *expressionP)
{
if (*input_line_pointer == '#')
{
input_line_pointer++;
expression (expressionP);
}
}
symbolS *
md_undefined_symbol (char *name ATTRIBUTE_UNUSED)
{
return NULL;
}
/* Interface to relax_segment. */
/* FIXME: Build table by hand, get it working, then machine generate. */
const relax_typeS md_relax_table[] =
{
/* The fields are:
1) most positive reach of this state,
2) most negative reach of this state,
3) how many bytes this mode will add to the size of the current frag
4) which index into the table to try if we can't fit into this one. */
/* The first entry must be unused because an `rlx_more' value of zero ends
each list. */
{1, 1, 0, EPIPHANY_RELAX_NONE},
{0, 0, 0, EPIPHANY_RELAX_NONE}, /* Also a dummy entry to indicate we need to expand codes. */
/* The displacement used by GAS is from the end of the 2 byte insn,
so we subtract 2 from the following. */
/* 16 bit insn, 8 bit disp -> +127 words, -128 words. */
{0x00000100 - 1 - 2, -0x00000100 - 2, 0, EPIPHANY_RELAX_BRANCH_LONG },
/* 32 bit insn, 24 bit disp -> 25 bit range. */
{0x01000000 - 1 - 2, -0x01000000 - 2, 2, EPIPHANY_RELAX_NONE },
/* addi/subi 3 bits -4..+3. */
{ 3, -4,0, EPIPHANY_RELAX_ARITH_SIMM11 },
/* addi/subi 11 bits. */
{ 1023, -1024,2, EPIPHANY_RELAX_NONE },
/* mov r,imm8. */
{ 255, 0,0, EPIPHANY_RELAX_MOV_IMM16 },
/* mov r,imm16. */
{ 65535, 0,2, EPIPHANY_RELAX_NONE },
/* ld/st rd,[rn,imm3]. */
{ 7, 0,0, EPIPHANY_RELAX_LDST_IMM11},
/* ld/st rd,[rn,imm11]. */
{ 2047, 0,2, EPIPHANY_RELAX_NONE }
};
static const EPIPHANY_RELAX_TYPES relax_insn[] =
{
EPIPHANY_RELAX_BRANCH_SHORT, /* OP4_BRANCH16 */
EPIPHANY_RELAX_NONE, /* OP4_LDSTR16X */
EPIPHANY_RELAX_NONE, /* OP4_FLOW16 */
EPIPHANY_RELAX_ARITH_SIMM3, /* OP4_IMM16 - special */
EPIPHANY_RELAX_LDST_IMM3, /* OP4_LDSTR16D */
EPIPHANY_RELAX_NONE, /* OP4_LDSTR126P */
EPIPHANY_RELAX_NONE, /* OP4_LSHIFT16 */
EPIPHANY_RELAX_NONE, /* OP4_DSP16 */
EPIPHANY_RELAX_BRANCH_LONG, /* OP4_BRANCH */
EPIPHANY_RELAX_NONE, /* OP4_LDSTRX */
EPIPHANY_RELAX_NONE, /* OP4_ALU16 */
EPIPHANY_RELAX_ARITH_SIMM11, /* OP4_IMM32 - special */
EPIPHANY_RELAX_LDST_IMM11, /* OP4_LDSTRD */
EPIPHANY_RELAX_NONE, /* OP4_LDSTRP */
EPIPHANY_RELAX_NONE, /* OP4_ASHIFT16 */
EPIPHANY_RELAX_NONE /* OP4_MISC */
};
long
epiphany_relax_frag (segT segment, fragS *fragP, long stretch)
{
/* Address of branch insn. */
long address ATTRIBUTE_UNUSED = fragP->fr_address + fragP->fr_fix - 2;
long growth = 0;
if (fragP->fr_subtype == EPIPHANY_RELAX_NEED_RELAXING)
{
EPIPHANY_RELAX_TYPES subtype = relax_insn [*fragP->fr_opcode & 0xf];
/* Special cases add/sub vs mov immediates. */
if (subtype == EPIPHANY_RELAX_ARITH_SIMM3)
{
if ((*fragP->fr_opcode & 0x10) == 0)
subtype = EPIPHANY_RELAX_MOV_IMM8;
}
else if (subtype == EPIPHANY_RELAX_ARITH_SIMM11)
{
if ((*fragP->fr_opcode & 0x10) == 0)
subtype = EPIPHANY_RELAX_MOV_IMM16;
}
/* Remember refinements for the future. */
fragP->fr_subtype = subtype;
}
growth = relax_frag (segment, fragP, stretch);
return growth;
}
/* Return an initial guess of the length by which a fragment must grow to
hold a branch to reach its destination.
Also updates fr_type/fr_subtype as necessary.
Called just before doing relaxation.
Any symbol that is now undefined will not become defined.
The guess for fr_var is ACTUALLY the growth beyond fr_fix.
Whatever we do to grow fr_fix or fr_var contributes to our returned value.
Although it may not be explicit in the frag, pretend fr_var starts
with a 0 value. */
int
md_estimate_size_before_relax (fragS *fragP, segT segment)
{
/* The only thing we have to handle here are symbols outside of the
current segment. They may be undefined or in a different segment in
which case linker scripts may place them anywhere.
However, we can't finish the fragment here and emit the reloc as insn
alignment requirements may move the insn about. */
if (S_GET_SEGMENT (fragP->fr_symbol) != segment
|| S_IS_EXTERNAL (fragP->fr_symbol)
|| S_IS_WEAK (fragP->fr_symbol))
{
/* The symbol is undefined in this segment. Change the
relaxation subtype to the max allowable and leave all further
handling to md_convert_frag. */
EPIPHANY_RELAX_TYPES subtype;
const CGEN_INSN *insn;
int i;
/* We haven't relaxed this at all, so the relaxation type may be
completely wrong. Set the subtype correctly. */
epiphany_relax_frag (segment, fragP, 0);
subtype = fragP->fr_subtype;
switch (subtype)
{
case EPIPHANY_RELAX_LDST_IMM3:
subtype = EPIPHANY_RELAX_LDST_IMM11;
break;
case EPIPHANY_RELAX_BRANCH_SHORT:
subtype = EPIPHANY_RELAX_BRANCH_LONG;
break;
case EPIPHANY_RELAX_MOV_IMM8:
subtype = EPIPHANY_RELAX_MOV_IMM16;
break;
case EPIPHANY_RELAX_ARITH_SIMM3:
subtype = EPIPHANY_RELAX_ARITH_SIMM11;
break;
default:
break;
}
fragP->fr_subtype = subtype;
/* Update the recorded insn. */
for (i = 0, insn = fragP->fr_cgen.insn; i < 4; i++, insn++)
{
if (strcmp (CGEN_INSN_MNEMONIC (insn),
CGEN_INSN_MNEMONIC (fragP->fr_cgen.insn)) == 0
&& CGEN_INSN_ATTR_VALUE (insn, CGEN_INSN_RELAXED))
break;
}
if (i == 4)
abort ();
/* When changing from a 2-byte to 4-byte insn, don't leave
opcode bytes uninitialised. */
if (CGEN_INSN_BITSIZE (fragP->fr_cgen.insn) < CGEN_INSN_BITSIZE (insn))
{
gas_assert (CGEN_INSN_BITSIZE (fragP->fr_cgen.insn) == 16);
gas_assert (CGEN_INSN_BITSIZE (insn) == 32);
fragP->fr_opcode[2] = 0;
fragP->fr_opcode[3] = 0;
}
fragP->fr_cgen.insn = insn;
}
return md_relax_table[fragP->fr_subtype].rlx_length;
}
/* *FRAGP has been relaxed to its final size, and now needs to have
the bytes inside it modified to conform to the new size.
Called after relaxation is finished.
fragP->fr_type == rs_machine_dependent.
fragP->fr_subtype is the subtype of what the address relaxed to. */
void
md_convert_frag (bfd *abfd ATTRIBUTE_UNUSED,
segT sec,
fragS *fragP)
{
char *opcode;
char *displacement;
int target_address;
int opcode_address;
int extension;
int addend;
int opindx = -1;
opcode = fragP->fr_opcode;
/* Address opcode resides at in file space. */
opcode_address = fragP->fr_address + fragP->fr_fix - 2;
extension = 0;
displacement = &opcode[1];
/* Set up any addend necessary for branches. */
if (S_GET_SEGMENT (fragP->fr_symbol) != sec
|| S_IS_EXTERNAL (fragP->fr_symbol)
|| S_IS_WEAK (fragP->fr_symbol))
{
/* Symbol must be resolved by linker. */
if (fragP->fr_offset & 1)
as_warn (_("Addend to unresolved symbol not on word boundary."));
addend = 0;
}
else
{
/* Address we want to reach in file space. */
target_address = S_GET_VALUE (fragP->fr_symbol) + fragP->fr_offset;
addend = (target_address - (opcode_address & -2));
}
/* Do all the housekeeping for frag conversions. */
switch (fragP->fr_subtype)
{
case EPIPHANY_RELAX_ARITH_SIMM11:
*opcode |= OP4_IMM32;
displacement = &opcode[0];
extension += 3;
addend
= (((addend & 0x7) << 7)
| opcode[0]
| ((addend & 0x7f8) << 13)
| (opcode[1] << 8)
| (opcode[2] << 16));
opindx = EPIPHANY_OPERAND_SIMM11;
break;
case EPIPHANY_RELAX_BRANCH_LONG:
/* Branches differ only in low nibble of instruction being 8 not 0.
24 bit displacement goes to bytes 1..3 . */
*opcode |= OP4_BRANCH;
extension += 2;
addend >>= 1; /* Convert to word offset. */
opindx = EPIPHANY_OPERAND_SIMM24;
break;
case EPIPHANY_RELAX_MOV_IMM16:
*opcode |= OP4_IMM32;
extension += 3;
addend
= (((addend & 0xff00) << 12)
| (opcode[2] << 16)
| ((addend & 0x00ff) << 5)
| (opcode[1] << 8)
| opcode[0]);
displacement = &opcode[0];
opindx = EPIPHANY_OPERAND_IMM16;
break;
case EPIPHANY_RELAX_LDST_IMM11:
*opcode |= OP4_LDSTRD;
displacement = &opcode[0];
extension += 3;
if (addend < 0)
/* Convert twos-complement address value to sign-magnitude. */
addend = (-addend & 0x7ff) | 0x800;
addend
= (((addend & 0x7) << 5)
| opcode[0]
| ((addend & 0xff8) << 13)
| (opcode[1] << 8)
| (opcode[2] << 16));
opindx = EPIPHANY_OPERAND_DISP11;
break;
case EPIPHANY_RELAX_ARITH_SIMM3:
addend = ((addend & 7) << 5) | opcode[0];
opindx = EPIPHANY_OPERAND_SIMM3;
break;
case EPIPHANY_RELAX_LDST_IMM3:
addend = ((addend & 7) << 5) | opcode[0];
opindx = EPIPHANY_OPERAND_DISP3;
break;
case EPIPHANY_RELAX_BRANCH_SHORT:
addend >>= 1; /* Convert to a word offset. */
displacement = & opcode[1];
opindx = EPIPHANY_OPERAND_SIMM8;
break;
case EPIPHANY_RELAX_MOV_IMM8:
addend
= (((addend & 0xff) << 5)
| opcode[0]
| (opcode[1] << 8));
opindx = EPIPHANY_OPERAND_IMM8;
break;
case EPIPHANY_RELAX_NONE:
case EPIPHANY_RELAX_NEED_RELAXING:
default: /* Anything else? */
as_bad ("unrecognized fragment subtype");
break;
}
/* Create a relocation for symbols that must be resolved by the linker.
Otherwise output the completed insn. */
if (S_GET_SEGMENT (fragP->fr_symbol) != sec
|| S_IS_EXTERNAL (fragP->fr_symbol)
|| S_IS_WEAK (fragP->fr_symbol))
{
fixS *fixP;
const CGEN_OPERAND *operand
= cgen_operand_lookup_by_num (gas_cgen_cpu_desc, opindx);
bfd_reloc_code_real_type reloc_type;
gas_assert (fragP->fr_cgen.insn != 0);
reloc_type = md_cgen_lookup_reloc (fragP->fr_cgen.insn, operand, NULL);
fixP = gas_cgen_record_fixup (fragP,
/* Offset of insn in frag. */
(opcode - fragP->fr_literal),
fragP->fr_cgen.insn,
CGEN_INSN_BITSIZE (fragP->fr_cgen.insn) / 8,
operand,
reloc_type,
fragP->fr_symbol, fragP->fr_offset);
fixP->fx_r_type = fixP->fx_cgen.opinfo;
}
md_number_to_chars (displacement, (valueT) addend, extension + 1);
fragP->fr_fix += (extension & -2); /* 0,2 or 4 bytes added. */
}
/* Functions concerning relocs. */
/* The location from which a PC relative jump should be calculated,
given a PC relative reloc. */
long
md_pcrel_from_section (fixS *fixP, segT sec)
{
if (fixP->fx_addsy != (symbolS *) NULL
&& (!S_IS_DEFINED (fixP->fx_addsy)
|| (S_GET_SEGMENT (fixP->fx_addsy) != sec)
|| S_IS_EXTERNAL (fixP->fx_addsy)
|| S_IS_WEAK (fixP->fx_addsy)))
return 0;
return fixP->fx_frag->fr_address + fixP->fx_where;
}
/* Return the bfd reloc type for OPERAND of INSN at fixup FIXP.
Returns BFD_RELOC_NONE if no reloc type can be found.
*FIXP may be modified if desired. */
bfd_reloc_code_real_type
md_cgen_lookup_reloc (const CGEN_INSN *insn ATTRIBUTE_UNUSED,
const CGEN_OPERAND *operand,
fixS *fixP ATTRIBUTE_UNUSED)
{
switch (operand->type)
{
case EPIPHANY_OPERAND_SIMM11:
return BFD_RELOC_EPIPHANY_SIMM11;
case EPIPHANY_OPERAND_DISP11:
return BFD_RELOC_EPIPHANY_IMM11;
case EPIPHANY_OPERAND_SIMM8:
return BFD_RELOC_EPIPHANY_SIMM8;
case EPIPHANY_OPERAND_SIMM24:
return BFD_RELOC_EPIPHANY_SIMM24;
case EPIPHANY_OPERAND_IMM8:
return BFD_RELOC_EPIPHANY_IMM8;
case EPIPHANY_OPERAND_IMM16:
if (0 == strcmp ("movt", CGEN_INSN_MNEMONIC (insn)))
return BFD_RELOC_EPIPHANY_HIGH;
else if (0 == strcmp ("mov", CGEN_INSN_MNEMONIC (insn)))
return BFD_RELOC_EPIPHANY_LOW;
else
as_bad ("unknown imm16 operand");
/* fallthru */
default:
break;
}
return BFD_RELOC_NONE;
}
/* Turn a string in input_line_pointer into a floating point constant
of type TYPE, and store the appropriate bytes in *LITP. The number
of LITTLENUMS emitted is stored in *SIZEP. An error message is
returned, or NULL on OK. */
const char *
md_atof (int type, char *litP, int *sizeP)
{
return ieee_md_atof (type, litP, sizeP, FALSE);
}
/* Return true if can adjust the reloc to be relative to its section
(such as .data) instead of relative to some symbol. */
bfd_boolean
epiphany_fix_adjustable (fixS *fixP)
{
bfd_reloc_code_real_type reloc_type;
if ((int) fixP->fx_r_type >= (int) BFD_RELOC_UNUSED)
{
const CGEN_INSN *insn = fixP->fx_cgen.insn;
int opindex = (int) fixP->fx_r_type - (int) BFD_RELOC_UNUSED;
const CGEN_OPERAND *operand =
cgen_operand_lookup_by_num (gas_cgen_cpu_desc, opindex);
reloc_type = md_cgen_lookup_reloc (insn, operand, fixP);
}
else
reloc_type = fixP->fx_r_type;
if (fixP->fx_addsy == NULL)
return TRUE;
/* Prevent all adjustments to global symbols. */
if (S_IS_EXTERNAL (fixP->fx_addsy))
return FALSE;
if (S_IS_WEAK (fixP->fx_addsy))
return FALSE;
if (pic_code
&& (reloc_type == BFD_RELOC_EPIPHANY_SIMM24
|| reloc_type == BFD_RELOC_EPIPHANY_SIMM8
|| reloc_type == BFD_RELOC_EPIPHANY_HIGH
|| reloc_type == BFD_RELOC_EPIPHANY_LOW))
return FALSE;
/* Since we don't use partial_inplace, we must not reduce symbols in
mergeable sections to their section symbol. */
if ((S_GET_SEGMENT (fixP->fx_addsy)->flags & SEC_MERGE) != 0)
return FALSE;
return TRUE;
}
void
epiphany_elf_final_processing (void)
{
elf_elfheader (stdoutput)->e_flags |= epiphany_flags;
}
int
epiphany_cgen_parse_fix_exp (int opinfo, expressionS *exp ATTRIBUTE_UNUSED)
{
LITTLENUM_TYPE words[2];
switch (opinfo)
{
case BFD_RELOC_EPIPHANY_LOW:
case BFD_RELOC_EPIPHANY_HIGH:
break;
default:
return opinfo;
}
/* Doing a %LOW or %HIGH. */
switch (exp->X_op)
{
default:
return opinfo;
case O_big: /* Bignum. */
if (exp->X_add_number > 0) /* Integer value too large. */
return opinfo;
}
/* Convert to SP number. */
gen_to_words (words, 2, 8L);
exp->X_add_number = words[1] | (words[0] << 16);
exp->X_op = O_constant;
return opinfo;
}
|