aboutsummaryrefslogtreecommitdiff
path: root/sim/rx/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-695/+0
2021-06-22sim: rx: merge with common configure scriptMike Frysinger1-0/+10
2021-06-22sim: drop configure scripts for simple portsMike Frysinger1-0/+4
2021-06-21sim: unify hardware settingsMike Frysinger1-0/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger1-0/+4
2021-06-20sim: rx: scope the unique configure flagMike Frysinger1-0/+7
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger1-0/+5
2021-06-20sim: move sim-inline to the common codeMike Frysinger1-0/+5
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger1-0/+5
2021-06-19sim: unify various library testing logicMike Frysinger1-0/+4
2021-06-18sim: unify -Werror build settingsMike Frysinger1-0/+4
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger1-0/+4
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger1-0/+4
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger1-0/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger1-0/+5
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger1-0/+4
2021-06-13sim: rx: move cycle-accurate settings to CPPFLAGSMike Frysinger1-0/+7
2021-06-12sim: rx: replace cycle-stats with common profile settingsMike Frysinger1-0/+8
2021-06-12sim: unify assert build settingsMike Frysinger1-0/+4
2021-06-12sim: unify platform function & header testsMike Frysinger1-0/+4
2021-05-16sim: switch config.h usage to defs.hMike Frysinger1-0/+6
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger1-0/+4
2021-05-14sim: create header namespaceMike Frysinger1-0/+6
2021-05-05sim: m32c/rl78/rx: fix command parsingMike Frysinger1-0/+5
2021-05-04sim: add support for build-time ar & ranlibMike Frysinger1-0/+4
2021-05-04sim: clean up bfd_vma printingMike Frysinger1-0/+4
2021-05-03sim: add ATTRIBUTE_PRINTF / ATTRIBUTE_NULL_PRINTF where necessarySimon Marchi1-0/+4
2021-05-01sim: nrun: add local strsignal prototypeMike Frysinger1-0/+4
2021-05-01sim: rx: cast bfd_vma when printingMike Frysinger1-0/+4
2021-04-26sim: nltvals: unify common syscall tablesMike Frysinger1-0/+4
2021-04-26sim: enable hardware support by defaultMike Frysinger1-0/+4
2021-04-22Do not check for sys/time.h or sys/times.hTom Tromey1-0/+4
2021-04-22Remove LIBS from two sim MakefilesTom Tromey1-0/+4
2021-04-22Remove and modernize dependencies in simTom Tromey1-0/+5
2021-04-22Require GNU makeTom Tromey1-0/+4
2021-04-21sim: regen against sim/m4/Mike Frysinger1-0/+4
2021-04-21sim: use -Werror when probing for supported warning flagsSimon Marchi1-0/+4
2021-04-20sim: rl78/rx: drop unnecessary getopt.h probingMike Frysinger1-0/+6
2021-04-18sim: switch to AC_CHECK_HEADERS_ONCEMike Frysinger1-0/+5
2021-04-18sim: rx: switch syscalls to common nltvalsMike Frysinger1-0/+8
2021-04-18sim: switch to AC_CHECK_FUNCS_ONCE & merge a littleMike Frysinger1-0/+4
2021-04-09Add missing ChangeLog entry for sim/rx change.Luis Machado1-0/+4
2021-04-02sim: unify toolchain settingsMike Frysinger1-0/+4
2021-02-28sim: require AC_PROG_CPP explicitlyMike Frysinger1-0/+4
2021-02-21sim: common: split up acinclude.m4 into individual m4 filesMike Frysinger1-0/+5
2021-02-13sim: rx: mitigate fread warningMike Frysinger1-0/+5
2021-02-13sim: switch to AC_CONFIG_MACRO_DIRSMike Frysinger1-0/+5
2021-02-08sim/rx: enable build with warningsAndrew Burgess1-0/+5
2021-02-08sim/rx: avoid pointer arithmetic on void * pointersAndrew Burgess1-0/+8
2021-02-08sim/rx: add some missing includesAndrew Burgess1-0/+6
generated by cgit v1.1 at 2024-07-21 22:39:38 +0000