aboutsummaryrefslogtreecommitdiff
path: root/sim/riscv
AgeCommit message (Expand)AuthorFilesLines
2021-04-18sim: switch to AC_CHECK_HEADERS_ONCEMike Frysinger1-52/+47
2021-04-18sim: switch to AC_CHECK_FUNCS_ONCE & merge a littleMike Frysinger2-25/+52
2021-04-12sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger2-1/+5
2021-04-02sim: unify toolchain settingsMike Frysinger3-153/+162
2021-02-28sim: set up build-time compiler settingsMike Frysinger1-9/+10
2021-02-28sim: use AC_CHECK_TOOL to find arMike Frysinger1-3/+93
2021-02-28sim: require AC_PROG_CPP explicitlyMike Frysinger2-140/+145
2021-02-21sim: common: split up acinclude.m4 into individual m4 filesMike Frysinger4-10/+35
2021-02-19RISC-V: PR27158, fixed UJ/SB types and added CSS/CL/CS types for .insn.Nelson Chu1-3/+3
2021-02-13sim: switch to AC_CONFIG_MACRO_DIRSMike Frysinger4-1834/+35
2021-02-06sim: common: switch AC_CONFIG_HEADERSMike Frysinger1-3/+2
2021-02-06sim: drop use of bfd/configure.hostMike Frysinger2-6/+6
2021-02-04gdb: riscv: enable sim integrationMike Frysinger2-0/+76
2021-02-04sim: riscv: new portMike Frysinger12-0/+18137