aboutsummaryrefslogtreecommitdiff
path: root/sim/mips
AgeCommit message (Expand)AuthorFilesLines
2022-05-13sim: remove use of PTRAlan Modra1-2/+2
2022-02-21sim: gdbinit: hoist setup to common codeMike Frysinger1-9/+0
2022-02-04sim: mips: Add simulator support for mips32r6/mips64r6Faraz Shahbazker11-70/+2147
2022-02-04sim: Allow toggling of quiet NaN-bit semanticsFaraz Shahbazker3-3/+7
2022-01-06sim: mips: migrate to standard uintXX_t typesMike Frysinger17-1083/+1083
2022-01-01sim: mips: clean up bad style/whitespaceMike Frysinger23-345/+345
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker21-21/+21
2021-12-16sim: mips/or1k: drop redundant arg to bitsize macroMike Frysinger2-4/+2
2021-11-28sim: drop unused gentmap & nltvals.def logicMike Frysinger1-1/+1
2021-11-25sim: mips: avoid _ namespaceMike Frysinger1-3/+3
2021-11-15sim: split program path out of argv vectorMike Frysinger1-5/+1
2021-11-06sim: mips: use sim_fpu_to{32,64}u to fix build warningsTiezhu Yang2-7/+4
2021-11-03sim: mips: fix missing prototype in multi-run generationMike Frysinger2-0/+4
2021-11-01sim: mips: reduce -Wno-error scopeMike Frysinger2-8/+8
2021-10-31sim: igen: tighten up build outputMike Frysinger1-9/+9
2021-10-31sim: silence stamp touch rulesMike Frysinger1-6/+6
2021-10-31sim: standardize move-if-change rulesMike Frysinger1-103/+71
2021-10-31sim: mips/v850: remove redundant variable setupMike Frysinger1-5/+0
2021-09-09sim: mips: delete unused PSIZE defineMike Frysinger1-2/+0
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-07-01sim: unify reserved instruction bits settingsMike Frysinger4-27/+6
2021-06-30sim: unify scache settingsMike Frysinger1-2/+0
2021-06-30sim: move default model to the runtime sim stateMike Frysinger2-2/+4
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger4-43/+31
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger2-124/+0
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: mips: drop unused AC_PATH_X callMike Frysinger3-210/+8
2021-06-19sim: unify various library testing logicMike Frysinger3-189/+7
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger4-106/+115
2021-06-18sim: split sim-signal.h include outMike Frysinger2-0/+5
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger4-92/+7
2021-06-16sim: mips: add printf attribute to trace funcMike Frysinger3-2/+7
2021-06-16sim: mips: rework dynamic printf logic to avoid compiler warningsMike Frysinger2-8/+38
2021-06-16sim: mips: tweak buffer signMike Frysinger2-1/+6
2021-06-16sim: mips: fix uninitialized register useMike Frysinger2-1/+6
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger2-2/+4
2021-06-16sim: mips: fix format warnings when setting up memoryMike Frysinger2-18/+22
2021-06-16sim: drop arch-specific config.hMike Frysinger3-280/+47
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger3-8/+5
2021-06-12sim: overhaul alignment settings managementMike Frysinger4-56/+8
2021-06-12sim: unify bug & package settingsMike Frysinger3-87/+2
2021-06-12sim: unify debug/stdio/trace/profile build settingsMike Frysinger2-150/+2
generated by cgit v1.1 at 2024-11-03 20:02:20 +0000