aboutsummaryrefslogtreecommitdiff
path: root/sim/example-synacor/interp.c
AgeCommit message (Expand)AuthorFilesLines
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker1-1/+1
2021-11-16sim: callback: expose argv & environMike Frysinger1-0/+5
2021-11-16sim: keep track of program environment stringsMike Frysinger1-0/+6
2021-11-15sim: split program path out of argv vectorMike Frysinger1-4/+1
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger1-0/+1
2021-06-12sim: overhaul alignment settings managementMike Frysinger1-0/+3
2021-05-16sim: switch config.h usage to defs.hMike Frysinger1-1/+2
2021-05-14sim: create header namespaceMike Frysinger1-2/+2
2021-04-12sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger1-1/+1
2021-04-03sim: example-synacor: a simple implementation for referenceMike Frysinger1-0/+176