aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v
AgeCommit message (Expand)AuthorFilesLines
2003-10-31Index: sim/frv/ChangeLogAndrew Cagney2-1/+6
2003-06-222003-06-22 Andrew Cagney <cagney@redhat.com>Andrew Cagney2-36/+31
2003-05-07Index: gdb/ChangeLogAndrew Cagney2-18/+36
2003-02-27Index: arm/ChangeLogAndrew Cagney2-2/+6
2002-11-14Index: common/ChangeLogAndrew Cagney2-0/+7
2002-06-17* d10v_sim.h (SET_PSW_BIT): Add cast to avoid inverting an enum.Andrew Cagney2-1/+5
2002-06-16Import current --enable-gdb-build-warnings.Andrew Cagney2-157/+210
2002-06-15Fix for transfers across segments.Tom Rix2-2/+7
2002-06-09Move include/callback.h and include/remote-sim.h to include/gdb/.Andrew Cagney5-6/+12
2002-06-08Fix name of enum used in cast (sim_fetch_register, sim_store_register).Andrew Cagney2-2/+7
2002-06-03Use current date in ChangeLog entry.Elena Zannoni1-1/+1
2002-06-032002-05-28 Elena Zannoni <ezannoni@redhat.com>Elena Zannoni2-1/+7
2002-06-01Fill-out d10v enum so that there are no ``=''.Andrew Cagney2-56/+117
2002-05-282002-05-28 Elena Zannoni <ezannoni@redhat.com>Elena Zannoni3-4/+23
2002-05-24* sim-d10v.h: Delete file. Moved to include/gdb/.Andrew Cagney3-2/+8
2001-08-02Removed a section of code that didn't do anything, but left values inJohn R. Moore2-19/+5
2001-04-15* Makefile.in (simops.o): Add simops.h to dependency list.J.T. Conklin2-1/+5
2000-05-24Change profiling so that it is enabled by default. Re-generate everything.Andrew Cagney2-147/+162
2000-05-03Add missing ChangeLog.Andrew Cagney2-1/+25
2000-04-18Add support for SIGILL (reserved-instruction-exception).Andrew Cagney2-2/+12
2000-03-04* moved misplaced ChangeLog entryFrank Ch. Eigler1-0/+5
2000-02-22When SIM_HAVE_ENVIRONMENT: use sim_set_trace() to enable tracingAndrew Cagney3-11/+8
2000-02-09Report SIGBUS and halt simulation when ld/st detect a misaligned address.Andrew Cagney3-34/+80
2000-01-06import gdb-2000-01-05 snapshotJason Molenda4-27/+200
1999-12-07import gdb-1999-12-06 snapshotJason Molenda2-0/+27
1999-11-17import gdb-1999-11-16 snapshotJason Molenda4-312/+707
1999-11-02import gdb-1999-11-01 snapshotJason Molenda2-2/+7
1999-09-22import gdb-1999-09-21Jason Molenda2-7/+5
1999-09-13import gdb-1999-09-13 snapshotJason Molenda3-20/+272
1999-09-09import gdb-1999-09-08 snapshotStan Shebs3-160/+176
1999-05-11import gdb-1999-05-10Stan Shebs2-174/+308
1999-04-26import gdb-19990422 snapshotStan Shebs4-2/+46
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs11-0/+10212
1999-04-16Initial creation of sourceware repositoryStan Shebs12-9576/+0
1999-01-271999-01-26 Jason Molenda (jsm@bugshack.cygnus.com)Jason Molenda2-868/+1058
1998-09-30Fix PR 17387: ignore auto increment for loads where the destination registerNick Clifton1-0/+10
1998-04-26 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey5-120/+148
1998-04-24 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey3-39/+1786
1998-04-24* interp.c (struct hash_entry): OPCODE and MASK are unsigned.Andrew Cagney1-0/+57
1998-04-01* configure.in (SIM_AC_OPTION_WARNINGS): Add.Andrew Cagney2-0/+8
1998-03-27Do top level sim-hw module for device tree.Andrew Cagney2-34/+136
1998-02-16Implement "dbt" and "rtd" instructions.Andrew Cagney2-15/+40
1998-02-13Implement separate user (SPU) and interrupt (SPI) stack pointers.Andrew Cagney3-0/+15
1998-02-11Don't abort() when system call is unknown.Andrew Cagney2-1/+4
1998-02-11Ensure zero-hardwired bits in DPSW remain zero.Andrew Cagney3-4/+77
1998-02-10D10v memory map changed. Update.Andrew Cagney1-136/+173
1998-01-31Add config support for the size of the target address and OF cell.Andrew Cagney1-0/+4
1998-01-26Exit status is in r0, not r2Michael Meissner1-0/+4
1998-01-25If DEBUG has 0x20 set, turn traps into batch debuggingMichael Meissner1-0/+7
1998-01-23First round of d10v ABI changesMichael Meissner2-68/+78
generated by cgit v1.1 at 2024-07-14 04:18:52 +0000