aboutsummaryrefslogtreecommitdiff
path: root/sim/avr/interp.c
AgeCommit message (Expand)AuthorFilesLines
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-07-19 Update PC when simulate break instruction.Denis Chertykov1-2/+1
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger1-2/+4
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger1-3/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-12-15Fix invalid left shift of negative valueDominik Vogt1-1/+1
2015-11-22sim: avr: move global state to sim/cpu stateMike Frysinger1-131/+132
2015-11-22sim: avr: switch to common sim-regMike Frysinger1-4/+6
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger1-6/+0
2015-04-16sim: avr/mcore/moxie: fill out sim-cpu pc fetch/store helpersMike Frysinger1-0/+22
2015-03-28sim: avr: convert to nrun.oMike Frysinger1-831/+734
2015-02-19sim: drop unused sim_kill functionMike Frysinger1-6/+0
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-03-10sim: constify arg to sim_do_commandMike Frysinger1-1/+1
2014-03-05sim: constify prog_nameMike Frysinger1-1/+1
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker1-1/+1
2013-03-15gdb:Steve Ellcey1-1/+1
2013-01-01Update years in copyright notice for the GDB files.Joel Brobecker1-1/+1
2012-05-24gdb/Pedro Alves1-3/+3
2012-01-04Copyright year update in most files of the GDB Project.Joel Brobecker1-1/+1
2011-04-16sim: add sim_complete_command stubs for non-common-using portsMike Frysinger1-0/+6
2011-01-01run copyright.sh for 2011.Joel Brobecker1-1/+1
2010-04-14sim: constify sim_write source buffer (part 2)Mike Frysinger1-1/+1
2010-01-01Update copyright notices to add year 2010.Joel Brobecker1-1/+1
2009-11-122009-11-12 Tristan Gingold <gingold@adacore.com>Tristan Gingold1-16/+20
2009-11-122009-11-12 Tristan Gingold <gingold@adacore.com>Tristan Gingold1-0/+4
2009-11-092009-11-09 Tristan Gingold <gingold@adacore.com>Tristan Gingold1-1/+1
2009-10-232009-10-23 Tristan Gingold <gingold@adacore.com>Tristan Gingold1-1/+1
2009-04-272009-04-27 Tristan Gingold <gingold@adacore.com>Tristan Gingold1-0/+1847