aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2017-01-20Fix potential array overrun in x86 assembler.Nick Clifton2-1/+6
2017-01-18PR gas/20649: MIPS: Fix GOT16/LO16 reloc pairing with comdat sectionsMaciej W. Rozycki5-5/+89
2017-01-18[ARM] Fix the decoding of indexed element VCMLA instructionSzabolcs Nagy3-0/+31
2017-01-18Add support for processing lex source files with flex v 2.6.3Bernhard Rosenkranzer3-17/+10
2017-01-18Catch gas exit-via-signalNathan Sidwell7-24/+88
2017-01-18Updated Swedish translation for GAS.Nick Clifton2-203/+205
2017-01-16Updated Swedish translations for GAS and LD subdirectories.Nick Clifton2-833/+861
2017-01-12Enable Intel AVX512_VPOPCNTDQ instructionsIgor Tsimbalist10-1/+421
2017-01-12Prevent internal assembler errors if a stabs creation function builds an badl...Nick Clifton4-25/+81
2017-01-11Add support for x86/64 redox target.Jeremy Soller2-0/+5
2017-01-10Fix sleb128-8 regressions.Tristan Gingold3-2/+7
2017-01-10Updated Swedish translations for GAS and LDNick Clifton2-700/+719
2017-01-10This patch ensure same output for sleb128 with large number.Tristan Gingold5-3/+29
2017-01-09RISC-V/GAS: Support more relocs against constant addressesAndrew Waterman2-3/+8
2017-01-09RISC-V/GAS: Improve handling of invalid relocsAndrew Waterman2-1/+15
2017-01-09Remove some custom sections from RISC-V's default linker scriptsPalmer Dabbelt1-0/+7
2017-01-09Add Swedish translation for GAS.Nick Clifton4-2/+19967
2017-01-09RISC-V/GAS: Correct branch relaxation for weak symbols.Andrew Waterman2-0/+6
2017-01-04[AArch64] Add separate feature flag for weaker release consistent load insnsSzabolcs Nagy5-0/+33
2017-01-04When configuring GAS treat as sparcv9 target the same way as a sparc64 target.Norm Jacobs2-1/+6
2017-01-03Add support for the Q extension to the RISCV ISA.Kito Cheng2-2/+19
2017-01-03Fix PRU GAS for 32-bit hostsDimitar Dimitrov2-7/+18
2017-01-02Update year range in copyright notice of all files.Alan Modra560-562/+566
2017-01-02ChangeLog rotationAlan Modra2-6012/+6026
2016-12-31PRU GAS PortDimitar Dimitrov36-0/+2830
2016-12-23MIPS16: Add ASMACRO instruction supportMaciej W. Rozycki6-0/+79
2016-12-23MIPS16: Simplify extended operand handlingMaciej W. Rozycki2-1/+6
2016-12-23MIPS16/GAS: Clean up invalid unextended operand handlingMaciej W. Rozycki9-2/+245
2016-12-23MIPS16: Reassign `0' and `4' operand codesMaciej W. Rozycki2-5/+11
2016-12-23MIPS16: Handle non-extensible instructions correctlyMaciej W. Rozycki25-43/+1135
2016-12-23MIPS16: Remove "extended" BREAK/SDBBP handlingMaciej W. Rozycki2-8/+6
2016-12-23MIPS16/GAS: Fix forced size suffixes with argumentless instructionsMaciej W. Rozycki5-10/+51
2016-12-23MIPS16/GAS: Disallow EXTEND delay-slot schedulingMaciej W. Rozycki4-0/+50
2016-12-23[msp430] Sync tc-msp430.c with devices.csvJoe Seymour2-6/+10
2016-12-23Bump version to 2.28.51Tristan Gingold2-10/+14
2016-12-23Add marker in NEWS filesTristan Gingold2-0/+6
2016-12-23Regenerate pot files.Tristan Gingold2-3992/+4933
2016-12-22ChangeLog formatting fixesAlan Modra1-2/+2
2016-12-22Support aligning text section from odd addressesAndrew Waterman2-6/+21
2016-12-22Fix a const-safety issue on GCC-4.9 and aboveTim Newsome2-1/+6
2016-12-21Remove high bit set charactersAlan Modra3-6/+11
2016-12-21Document character escape sequencesAlan Modra2-6/+12
2016-12-20MIPS16/opcodes: Respect ISA and ASE in disassemblyMaciej W. Rozycki15-0/+1681
2016-12-20MIPS/GAS/testsuite: Add RESTORE instruction to `mips16e' testMaciej W. Rozycki3-1/+8
2016-12-20MIPS/GAS/testsuite: Extend MIPS16 testing over multiple ISAsMaciej W. Rozycki24-167/+1990
2016-12-20MIPS/GAS/testsuite: Implement individual MIPS16 ISA testingMaciej W. Rozycki6-7/+177
2016-12-20MIPS/GAS/testsuite: Fix trailing padding in `loc-swap.s'Maciej W. Rozycki5-4/+11
2016-12-20MIPS16: Switch to 32-bit opcode table interpretationMaciej W. Rozycki14-24/+375
2016-12-20MIPS16/opcodes: Correct 64-bit macros' ISA membershipMaciej W. Rozycki3-0/+18
2016-12-20MIPS16/opcodes: Correct I64/SDRASP opcode's ISA membershipMaciej W. Rozycki5-0/+20