aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2015-07-10Updated to accept .debug_* sectionsH.J. Lu2-2/+6
2015-07-10Add missing changelog entriesAlan Modra1-0/+6
2015-07-092015-07-09 Catherine Moore <clm@codesourcery.com>Catherine Moore2-0/+9
2015-07-08Clarify case requirements for gas pseudo-opsRichard Sandiford2-1/+6
2015-07-08Define DIFF_EXPR_OK for avr target to allow PC relative difference relocation.Denis Chertykov6-2/+84
2015-07-03Remove ppc860, ppc750cl, ppc7450 insns from common ppc.Alan Modra5-3/+16
2015-07-01Assembler tests for Nios II R2Sandra Loosemore123-0/+3862
2015-07-01Opcodes and assembler support for Nios II R2Sandra Loosemore2-107/+1477
2015-07-01Add Nios II arch flags and compatibility testsSandra Loosemore4-2/+93
2015-06-30Add support for monitorx/mwaitx instructionsAmit Pawar19-5/+342
2015-06-30Add support for SADDR addressing to the RL78 port.Nick Clifton2-29/+28
2015-06-28Remove COMPRESS_DEBUG_ZLIBH.J. Lu3-2/+8
2015-06-27Update ia64 gas testsH.J. Lu3-2/+7
2015-06-25Update .strtab section sizes in mmix testsH.J. Lu3-2/+7
2015-06-25Use strtab with GC and suffix merging for .strtabH.J. Lu4-0/+24
2015-06-24Remove the extra @section .cfi_lsdaH.J. Lu2-1/+4
2015-06-22PPC sync instruction accepts invalid and incompatible operandsPeter Bergner3-4/+9
2015-06-22Stop "objdump -d" from disassembling past a symbolic address.Nick Clifton7-36/+48
2015-06-19Allow for optional operands with non-zero default values.Peter Bergner6-6/+23
2015-06-18Add support for using the ADR alias in Thumb mode against nearby symbols.Nick Clifton6-0/+72
2015-06-18Fix the computation of the addends for an ARM_TLS_LE32 reloc.Nick Clifton5-2/+56
2015-06-17Fix compile warnings building previous delta in a 32-bit environment.Nick Clifton2-8/+43
2015-06-17Add support for converting LDR Rx,=<imm> to MOV or MVN in Thumb2 mode.Alessandro Marzocchi7-4/+126
2015-06-17Add support for converting VLDR <reg>,=<constant> to a VMOV instruction when ...Alessandro Marzocchi10-61/+452
2015-06-17gas: section name substitution sequenceNicolas Pitre5-1/+81
2015-06-16[AArch64] Support id_mmfr4 system registerMatthew Wahab3-11/+18
2015-06-15[AArch64] Gas add BFD_RELOC_AARCH64_LD64_GOTOFF_LO15 supportRenlin Li5-15/+41
2015-06-15gas: Don't use frag_align but use plain padding to align .debug_aranges.Mark Wielaard5-2/+55
2015-06-11tc-hppa.c: Speed up search for last labelJohn David Anglin2-50/+28
2015-06-08Fix RX GAS handling of integer bignums.Nick Clifton2-22/+33
2015-06-04Add hwsync extended mnemonic.Peter Bergner3-4/+18
2015-06-04Fix compile time warning for tc-h8300.c when using gcc 5+.Nick Clifton2-1/+6
2015-06-04[AArch64] Add support for ARMv8.1 command line optionMatthew Wahab4-1/+13
2015-06-04[ARM] Use frag's thumb_mode information when availableJiong Wang2-2/+11
2015-06-03[ARM] Commit approaved testcases missed in previous commitMatthew Wahab3-0/+142
2015-06-03[ARM] Support for ARMv8.1 command line optionMatthew Wahab4-0/+12
2015-06-02[ARM] Support for ARMv8.1 Adv.SIMD extensionMatthew Wahab2-2/+18
2015-06-02[ARM] Add support for ARMv8.1 PAN extensionMatthew Wahab6-9/+79
2015-06-02[AArch64] Support for ARMv8.1a Adv.SIMD instructionsMatthew Wahab7-0/+232
2015-06-02[AArch64] Support for ARMv8.1a Limited Ordering Regions extensionMatthew Wahab7-0/+106
2015-06-01[AArch64][GAS] Add support for PAN architecture extensionMatthew Wahab7-5/+92
2015-06-01[AArch64] GAS support BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14Jiong Wang5-0/+25
2015-06-01[AArch64] GAS Support BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15Jiong Wang5-15/+42
2015-06-01x86/Intel: disassemble vcvt{,u}si2s{d,s} with correct operand orderJan Beulich7-432/+439
2015-06-01x86/Intel: accept mandated operand order for vcvt{,u}si2s{d,s}Jan Beulich3-72/+81
2015-05-28Compact EH SupportCatherine Moore35-151/+1547
2015-05-26xtensa: fix gas segfault with --text-section-literalsMax Filippov2-1/+15
2015-05-22Fixes: "gas/read.c:5087:12: error: left shift of negative"Nick Clifton2-1/+7
2015-05-20[AArch64] Sort relocation case labels alphabeticallyJiong Wang2-18/+25
2015-05-15Support AMD64/Intel ISAs in assembler/disassemblerH.J. Lu11-2/+100
generated by cgit v1.1 at 2024-11-10 12:01:41 +0000