aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2016-12-31PRU GAS PortDimitar Dimitrov1-0/+38
2016-12-23MIPS16: Add ASMACRO instruction supportMaciej W. Rozycki1-0/+8
2016-12-23MIPS16: Simplify extended operand handlingMaciej W. Rozycki1-0/+5
2016-12-23MIPS16/GAS: Clean up invalid unextended operand handlingMaciej W. Rozycki1-0/+18
2016-12-23MIPS16: Reassign `0' and `4' operand codesMaciej W. Rozycki1-0/+6
2016-12-23MIPS16: Handle non-extensible instructions correctlyMaciej W. Rozycki1-0/+37
2016-12-23MIPS16: Remove "extended" BREAK/SDBBP handlingMaciej W. Rozycki1-0/+5
2016-12-23MIPS16/GAS: Fix forced size suffixes with argumentless instructionsMaciej W. Rozycki1-0/+9
2016-12-23MIPS16/GAS: Disallow EXTEND delay-slot schedulingMaciej W. Rozycki1-0/+6
2016-12-23[msp430] Sync tc-msp430.c with devices.csvJoe Seymour1-0/+5
2016-12-23Bump version to 2.28.51Tristan Gingold1-0/+4
2016-12-23Add marker in NEWS filesTristan Gingold1-0/+4
2016-12-23Regenerate pot files.Tristan Gingold1-0/+4
2016-12-22ChangeLog formatting fixesAlan Modra1-2/+2
2016-12-22Support aligning text section from odd addressesAndrew Waterman1-0/+5
2016-12-22Fix a const-safety issue on GCC-4.9 and aboveTim Newsome1-0/+5
2016-12-21Remove high bit set charactersAlan Modra1-0/+5
2016-12-21Document character escape sequencesAlan Modra1-0/+5
2016-12-20MIPS16/opcodes: Respect ISA and ASE in disassemblyMaciej W. Rozycki1-0/+17
2016-12-20MIPS/GAS/testsuite: Add RESTORE instruction to `mips16e' testMaciej W. Rozycki1-0/+5
2016-12-20MIPS/GAS/testsuite: Extend MIPS16 testing over multiple ISAsMaciej W. Rozycki1-0/+42
2016-12-20MIPS/GAS/testsuite: Implement individual MIPS16 ISA testingMaciej W. Rozycki1-0/+14
2016-12-20MIPS/GAS/testsuite: Fix trailing padding in `loc-swap.s'Maciej W. Rozycki1-0/+8
2016-12-20MIPS16: Switch to 32-bit opcode table interpretationMaciej W. Rozycki1-0/+33
2016-12-20MIPS16/opcodes: Correct 64-bit macros' ISA membershipMaciej W. Rozycki1-0/+5
2016-12-20MIPS16/opcodes: Correct I64/SDRASP opcode's ISA membershipMaciej W. Rozycki1-0/+7
2016-12-20MIPS/GAS/testsuite: Correct NewABI test selectionMaciej W. Rozycki1-0/+5
2016-12-20Don't define RISC-V .p2alignAndrew Waterman1-0/+14
2016-12-20Re-work RISC-V gas flags: now we just support -mabi and -marchAndrew Waterman1-0/+19
2016-12-20Rework RISC-V relocationsAndrew Waterman1-0/+19
2016-12-20Formatting changes for RISC-VAndrew Waterman1-0/+4
2016-12-14MIPS16/GAS: Fix assertion failures with relocations on 16-bit instructionsMaciej W. Rozycki1-0/+13
2016-12-14MIPS16: Fix SP-relative SD instruction annotationMaciej W. Rozycki1-0/+6
2016-12-13[Binutils][AARCH64]Remove Cn register for coprocessor CRn, CRm fieldRenlin Li1-0/+9
2016-12-13[AArch64] Make GAS testcases support ILP32 modeJiong Wang1-0/+112
2016-12-09MIPS16: Remove unused `>' operand codeMaciej W. Rozycki1-0/+4
2016-12-09MIPS16/opcodes: Use hexadecimal interpretation for the `e' operand codeMaciej W. Rozycki1-0/+6
2016-12-08ARC/GAS: Correct a `spaces' global shadowing errorMaciej W. Rozycki1-0/+5
2016-12-08ARM/GAS: Correct an `index' global shadowing errorMaciej W. Rozycki1-0/+5
2016-12-08sync binutils config/ with gccAlan Modra1-0/+4
2016-12-07MIPS/GAS: Use local `isa' consistently in `is_opcode_valid'Maciej W. Rozycki1-0/+5
2016-12-06Stop the assembler from running out of memory when asked to generate a huge n...Nick Clifton1-0/+4
2016-12-06Fix mmix assembler test to account for changes in the error messages produced...Nick Clifton1-0/+6
2016-12-05Fix fault in assembler when passed a bogus input file.Nick Clifton1-0/+4
2016-12-05Fix ICE in assembler when passed a bogus input file.Nick Clifton1-0/+6
2016-12-05[ARM] Add ARMv8.3 VCMLA and VCADD instructionsSzabolcs Nagy1-0/+13
2016-12-05[ARC] Don't check extAuxRegister second argument for sign.Claudiu Zissulescu1-0/+12
2016-12-05[ARM] Add ARMv8.3 VJCVT instructionSzabolcs Nagy1-0/+10
2016-12-05[ARM] Add ARMv8.3 command line option and feature flagSzabolcs Nagy1-0/+5
2016-12-02[ARC] Sync cpu names with the ones accepted by GCC.Claudiu Zissulescu1-0/+21