aboutsummaryrefslogtreecommitdiff
path: root/sim/cris/modelv32.c
diff options
context:
space:
mode:
Diffstat (limited to 'sim/cris/modelv32.c')
-rw-r--r--sim/cris/modelv32.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/sim/cris/modelv32.c b/sim/cris/modelv32.c
index 6c90306..61afc3d 100644
--- a/sim/cris/modelv32.c
+++ b/sim/cris/modelv32.c
@@ -5904,7 +5904,7 @@ crisv32_model_init (SIM_CPU *cpu)
#define TIMING_DATA(td) 0
#endif
-static const MODEL crisv32_models[] =
+static const SIM_MODEL crisv32_models[] =
{
{ "crisv32", & crisv32_mach, MODEL_CRISV32, TIMING_DATA (& crisv32_timing[0]), crisv32_model_init },
{ 0 }
@@ -5912,7 +5912,7 @@ static const MODEL crisv32_models[] =
/* The properties of this cpu's implementation. */
-static const MACH_IMP_PROPERTIES crisv32f_imp_properties =
+static const SIM_MACH_IMP_PROPERTIES crisv32f_imp_properties =
{
sizeof (SIM_CPU),
#if WITH_SCACHE
@@ -5954,7 +5954,7 @@ crisv32_init_cpu (SIM_CPU *cpu)
#endif
}
-const MACH crisv32_mach =
+const SIM_MACH crisv32_mach =
{
"crisv32", "crisv32", MACH_CRISV32,
32, 32, & crisv32_models[0], & crisv32f_imp_properties,