aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--sim/testsuite/sim/cr16/hw-trap.ms10
-rw-r--r--sim/testsuite/sim/cr16/uread16.ms17
-rw-r--r--sim/testsuite/sim/cr16/uread32.ms17
3 files changed, 44 insertions, 0 deletions
diff --git a/sim/testsuite/sim/cr16/hw-trap.ms b/sim/testsuite/sim/cr16/hw-trap.ms
new file mode 100644
index 0000000..8c8c185
--- /dev/null
+++ b/sim/testsuite/sim/cr16/hw-trap.ms
@@ -0,0 +1,10 @@
+# mach(): cr16
+
+ .include "testutils.inc"
+
+ start
+
+# perform trap
+ movw $0,r2
+ movw $0x410,r0
+ pass # the pass macro use the trap 8
diff --git a/sim/testsuite/sim/cr16/uread16.ms b/sim/testsuite/sim/cr16/uread16.ms
new file mode 100644
index 0000000..54253b4
--- /dev/null
+++ b/sim/testsuite/sim/cr16/uread16.ms
@@ -0,0 +1,17 @@
+# mach: cr16
+
+ .include "testutils.inc"
+
+ start
+
+ .global read16
+read16:
+ loadw foo,r1
+ cmpw $42, r1
+ beq ok
+ fail
+ok:
+ pass
+
+foo:
+ .word 42
diff --git a/sim/testsuite/sim/cr16/uread32.ms b/sim/testsuite/sim/cr16/uread32.ms
new file mode 100644
index 0000000..c2181e5
--- /dev/null
+++ b/sim/testsuite/sim/cr16/uread32.ms
@@ -0,0 +1,17 @@
+# mach: cr16
+
+ .include "testutils.inc"
+
+ start
+
+ .global read32
+read32:
+ loadd foo, (r1,r0)
+ cmpd $0x12345678, (r1,r0)
+ beq ok
+ fail
+ok:
+ pass
+
+foo:
+ .long 0x12345678