aboutsummaryrefslogtreecommitdiff
path: root/sim/mcore/ChangeLog
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2015-11-15 00:17:02 -0800
committerMike Frysinger <vapier@gentoo.org>2015-11-15 07:59:09 -0500
commit9ef4651c4930423f9678832f793343059d4ef9ad (patch)
tree0515551fe3f6f259dad83197be798445b8bbcbb1 /sim/mcore/ChangeLog
parent5809534fe153fbbf925424716eb2e295f2217c65 (diff)
downloadfsf-binutils-gdb-9ef4651c4930423f9678832f793343059d4ef9ad.zip
fsf-binutils-gdb-9ef4651c4930423f9678832f793343059d4ef9ad.tar.gz
fsf-binutils-gdb-9ef4651c4930423f9678832f793343059d4ef9ad.tar.bz2
sim: mcore: switch to common sim-reg
This is not entirely useful as mcore doesn't (yet) store its register state in the cpu state, but it does allow for switching to the common code for these functions.
Diffstat (limited to 'sim/mcore/ChangeLog')
-rw-r--r--sim/mcore/ChangeLog9
1 files changed, 9 insertions, 0 deletions
diff --git a/sim/mcore/ChangeLog b/sim/mcore/ChangeLog
index af698e0..d89050d 100644
--- a/sim/mcore/ChangeLog
+++ b/sim/mcore/ChangeLog
@@ -1,5 +1,14 @@
2015-11-15 Mike Frysinger <vapier@gentoo.org>
+ * Makefile.in (SIM_OBJS): Add sim-reg.o.
+ * interp.c (sim_store_register): Rename to ...
+ (mcore_reg_store): ... this. Change SIM_DESC to SIM_CPU.
+ (sim_fetch_register): Rename to ...
+ (mcore_reg_fetch): ... this. Change SIM_DESC to SIM_CPU.
+ (sim_open): Call CPU_REG_FETCH and CPU_REG_STORE.
+
+2015-11-15 Mike Frysinger <vapier@gentoo.org>
+
* Makefile.in (SIM_OBJS): Add sim-reason.o and sim-resume.o.
* interp.c (struct mcore_regset): Delete exception.
(util): Add SIM_DESC and SIM_CPU args. Call sim_engine_halt instead