aboutsummaryrefslogtreecommitdiff
path: root/sim/erc32/interf.c
diff options
context:
space:
mode:
authorJoel Brobecker <brobecker@adacore.com>2018-01-01 08:43:02 +0400
committerJoel Brobecker <brobecker@adacore.com>2018-01-02 07:38:06 +0400
commite2882c85786571175a0b0bfc3bcd2f14620b1ea3 (patch)
tree5033409aa5b63af816330509f8dc7deb4e0361dd /sim/erc32/interf.c
parent1690bb24d855c387211f7bc5a77334c11cc75f4b (diff)
downloadfsf-binutils-gdb-e2882c85786571175a0b0bfc3bcd2f14620b1ea3.zip
fsf-binutils-gdb-e2882c85786571175a0b0bfc3bcd2f14620b1ea3.tar.gz
fsf-binutils-gdb-e2882c85786571175a0b0bfc3bcd2f14620b1ea3.tar.bz2
Update copyright year range in all GDB files
gdb/ChangeLog: Update copyright year range in all GDB files
Diffstat (limited to 'sim/erc32/interf.c')
-rw-r--r--sim/erc32/interf.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/sim/erc32/interf.c b/sim/erc32/interf.c
index 45be1b3..7a8262d 100644
--- a/sim/erc32/interf.c
+++ b/sim/erc32/interf.c
@@ -1,6 +1,6 @@
/* This file is part of SIS (SPARC instruction simulator)
- Copyright (C) 1995-2017 Free Software Foundation, Inc.
+ Copyright (C) 1995-2018 Free Software Foundation, Inc.
Contributed by Jiri Gaisler, European Space Agency
This program is free software; you can redistribute it and/or modify