aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v/ChangeLog
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1998-02-16 00:35:57 +0000
committerAndrew Cagney <cagney@redhat.com>1998-02-16 00:35:57 +0000
commit729295b597c6afa78c1241e7ccbe2a15041d36be (patch)
treea99b069d25cb4b1e4dad242787bd81adb3688040 /sim/d10v/ChangeLog
parentb104806fd3d786560fcb451fb7c8a46a95f0fc79 (diff)
downloadfsf-binutils-gdb-729295b597c6afa78c1241e7ccbe2a15041d36be.zip
fsf-binutils-gdb-729295b597c6afa78c1241e7ccbe2a15041d36be.tar.gz
fsf-binutils-gdb-729295b597c6afa78c1241e7ccbe2a15041d36be.tar.bz2
Implement "dbt" and "rtd" instructions.
Import fixes to dmap_addr() from mitsu branch.
Diffstat (limited to 'sim/d10v/ChangeLog')
-rw-r--r--sim/d10v/ChangeLog15
1 files changed, 15 insertions, 0 deletions
diff --git a/sim/d10v/ChangeLog b/sim/d10v/ChangeLog
index 7c884fb..ca21f30 100644
--- a/sim/d10v/ChangeLog
+++ b/sim/d10v/ChangeLog
@@ -1,3 +1,18 @@
+Mon Oct 27 14:43:33 1997 Fred Fish <fnf@cygnus.com>
+
+ * (dmem_addr): If address is illegal or in I/O space, signal a bus
+ error. Allocate unified memory on demand. Fix DMEM address
+ calculations.
+
+Mon Feb 16 10:27:53 1998 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * simops.c (OP_5F20): Implement "dbt".
+ (OP_5F60): Implement "rtd".
+
+ * d10v_sim.h (DPC_CR): Define enum.
+ (DBT_VECTOR_START): Define
+ (DPSW, DPC): Define.
+
Fri Feb 13 15:15:58 1998 Andrew Cagney <cagney@b1.cygnus.com>
* simops.c (move_to_cr): Sync regs[SP_IDX] with State.sp according