aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ia64-asmtab.c
diff options
context:
space:
mode:
authorAlan Modra <amodra@gmail.com>2013-05-17 12:57:16 +0000
committerAlan Modra <amodra@gmail.com>2013-05-17 12:57:16 +0000
commit4934fdafeae14d61c01107ecaee2f7fac6ff12cb (patch)
tree9180fb94fa2d2f3c21662be4aa2768fd37e53035 /opcodes/ia64-asmtab.c
parent3de661e6424ac2fb6d2c75e41040e3fdfcd5fc91 (diff)
downloadfsf-binutils-gdb-4934fdafeae14d61c01107ecaee2f7fac6ff12cb.zip
fsf-binutils-gdb-4934fdafeae14d61c01107ecaee2f7fac6ff12cb.tar.gz
fsf-binutils-gdb-4934fdafeae14d61c01107ecaee2f7fac6ff12cb.tar.bz2
* ia64-raw.tbl: Replace non-ASCII char.
* ia64-waw.tbl: Likewise. * ia64-asmtab.c: Regenerate.
Diffstat (limited to 'opcodes/ia64-asmtab.c')
-rw-r--r--opcodes/ia64-asmtab.c10
1 files changed, 5 insertions, 5 deletions
diff --git a/opcodes/ia64-asmtab.c b/opcodes/ia64-asmtab.c
index f17dc91..92e958c 100644
--- a/opcodes/ia64-asmtab.c
+++ b/opcodes/ia64-asmtab.c
@@ -102,7 +102,7 @@ dependencies[] = {
{ "CPUID#", 7, 0, 5, -1, NULL, },
{ "CR[CMCV]", 29, 0, 3, 74, NULL, },
{ "CR[DCR]", 29, 0, 3, 0, NULL, },
- { "CR[EOI]", 29, 0, 7, 67, "SC Section 5.8.3.4, \"End of External Interrupt Register (EOI Ð CR67)\" on page 2:119", },
+ { "CR[EOI]", 29, 0, 7, 67, "SC Section 5.8.3.4, \"End of External Interrupt Register (EOI - CR67)\" on page 2:119", },
{ "CR[GPTA]", 29, 0, 3, 9, NULL, },
{ "CR[IFA]", 29, 0, 1, 20, NULL, },
{ "CR[IFA]", 29, 0, 3, 20, NULL, },
@@ -124,13 +124,13 @@ dependencies[] = {
{ "CR[ITM]", 29, 0, 3, 1, NULL, },
{ "CR[ITV]", 29, 0, 3, 72, NULL, },
{ "CR[IVA]", 29, 0, 4, 2, NULL, },
- { "CR[IVR]", 29, 0, 7, 65, "SC Section 5.8.3.2, \"External Interrupt Vector Register (IVR Ð CR65)\" on page 2:118", },
- { "CR[LID]", 29, 0, 7, 64, "SC Section 5.8.3.1, \"Local ID (LID Ð CR64)\" on page 2:117", },
+ { "CR[IVR]", 29, 0, 7, 65, "SC Section 5.8.3.2, \"External Interrupt Vector Register (IVR - CR65)\" on page 2:118", },
+ { "CR[LID]", 29, 0, 7, 64, "SC Section 5.8.3.1, \"Local ID (LID - CR64)\" on page 2:117", },
{ "CR[LRR%], % in 0 - 1", 10, 0, 3, -1, NULL, },
{ "CR[PMV]", 29, 0, 3, 73, NULL, },
{ "CR[PTA]", 29, 0, 3, 8, NULL, },
{ "CR[TPR]", 29, 0, 3, 66, NULL, },
- { "CR[TPR]", 29, 0, 7, 66, "SC Section 5.8.3.3, \"Task Priority Register (TPR Ð CR66)\" on page 2:119", },
+ { "CR[TPR]", 29, 0, 7, 66, "SC Section 5.8.3.3, \"Task Priority Register (TPR - CR66)\" on page 2:119", },
{ "CR[TPR]", 29, 0, 1, 66, NULL, },
{ "CR%, % in 3-7, 10-15, 18, 28-63, 75-79, 82-127", 11, 0, 0, -1, NULL, },
{ "DAHR%, % in 0-7", 12, 0, 1, -1, NULL, },
@@ -305,7 +305,7 @@ dependencies[] = {
{ "CPUID#", 7, 1, 0, -1, NULL, },
{ "CR[CMCV]", 29, 1, 2, 74, NULL, },
{ "CR[DCR]", 29, 1, 2, 0, NULL, },
- { "CR[EOI]", 29, 1, 7, 67, "SC Section 5.8.3.4, \"End of External Interrupt Register (EOI Ð CR67)\" on page 2:119", },
+ { "CR[EOI]", 29, 1, 7, 67, "SC Section 5.8.3.4, \"End of External Interrupt Register (EOI - CR67)\" on page 2:119", },
{ "CR[GPTA]", 29, 1, 2, 9, NULL, },
{ "CR[IFA]", 29, 1, 2, 20, NULL, },
{ "CR[IFS]", 29, 1, 2, 23, NULL, },