aboutsummaryrefslogtreecommitdiff
path: root/ld
diff options
context:
space:
mode:
authorNick Clifton <nickc@redhat.com>2009-07-17 09:46:00 +0000
committerNick Clifton <nickc@redhat.com>2009-07-17 09:46:00 +0000
commit6d30f5b2dcf2d644300d8ab5ada56cfa22f97bf2 (patch)
tree7b1ff0b8cc51b35b86d516de0c56a8c7182b5767 /ld
parent1ef4d87fe8cce2596a7d1d1c458db1b11c2c5d0e (diff)
downloadfsf-binutils-gdb-6d30f5b2dcf2d644300d8ab5ada56cfa22f97bf2.zip
fsf-binutils-gdb-6d30f5b2dcf2d644300d8ab5ada56cfa22f97bf2.tar.gz
fsf-binutils-gdb-6d30f5b2dcf2d644300d8ab5ada56cfa22f97bf2.tar.bz2
* elfxx-mips.c (LOAD_INTERLOCKS_P): New define.
(_bfd_mips_elf_size_dynamic_sections): For CPUs without load interlocking, the last PLT entry needs a nop in the branch delay slot. (_bfd_mips_elf_finish_dynamic_symbol): For CPUs with load itnerlocking, output the last two PLT entries in reverse order. * ld-mips-elf/pic-and-nonpic-3b.dd, ld-mips-elf/pic-and-nonpic-5b.dd, ld-mips-elf/pic-and-nonpic-6-o32.dd: Updated to use new PLT entries.
Diffstat (limited to 'ld')
-rw-r--r--ld/testsuite/ChangeLog7
-rw-r--r--ld/testsuite/ld-mips-elf/pic-and-nonpic-3b.dd3
-rw-r--r--ld/testsuite/ld-mips-elf/pic-and-nonpic-5b.dd3
-rw-r--r--ld/testsuite/ld-mips-elf/pic-and-nonpic-6-o32.dd7
4 files changed, 12 insertions, 8 deletions
diff --git a/ld/testsuite/ChangeLog b/ld/testsuite/ChangeLog
index 78ec4a8..ae03abe 100644
--- a/ld/testsuite/ChangeLog
+++ b/ld/testsuite/ChangeLog
@@ -1,3 +1,10 @@
+2009-07-17 Chao-ying Fu <fu@mips.com>
+
+ * ld-mips-elf/pic-and-nonpic-3b.dd: Updated to use new PLT
+ entries.
+ * ld-mips-elf/pic-and-nonpic-5b.dd: Likewise.
+ * ld-mips-elf/pic-and-nonpic-6-o32.dd: Likewise.
+
2009-07-16 H.J. Lu <hongjiu.lu@intel.com>
* ld-ifunc/ifunc-5r-local-i386.d: New.
diff --git a/ld/testsuite/ld-mips-elf/pic-and-nonpic-3b.dd b/ld/testsuite/ld-mips-elf/pic-and-nonpic-3b.dd
index b0dfafc..dffa7f6 100644
--- a/ld/testsuite/ld-mips-elf/pic-and-nonpic-3b.dd
+++ b/ld/testsuite/ld-mips-elf/pic-and-nonpic-3b.dd
@@ -22,9 +22,8 @@ Disassembly of section \.plt:
00043040 <foo@plt>:
.*: 3c0f0008 lui t7,0x8
.*: 8df91008 lw t9,4104\(t7\)
-.*: 25f81008 addiu t8,t7,4104
.*: 03200008 jr t9
-.*: 00000000 nop
+.*: 25f81008 addiu t8,t7,4104
Disassembly of section \.text:
diff --git a/ld/testsuite/ld-mips-elf/pic-and-nonpic-5b.dd b/ld/testsuite/ld-mips-elf/pic-and-nonpic-5b.dd
index ff18883..9adfb31 100644
--- a/ld/testsuite/ld-mips-elf/pic-and-nonpic-5b.dd
+++ b/ld/testsuite/ld-mips-elf/pic-and-nonpic-5b.dd
@@ -16,9 +16,8 @@ Disassembly of section \.plt:
00043060 <foo@plt>:
.*: 3c0f0008 lui t7,0x8
.*: 8df91008 lw t9,4104\(t7\)
-.*: 25f81008 addiu t8,t7,4104
.*: 03200008 jr t9
-.*: 00000000 nop
+.*: 25f81008 addiu t8,t7,4104
Disassembly of section .text:
diff --git a/ld/testsuite/ld-mips-elf/pic-and-nonpic-6-o32.dd b/ld/testsuite/ld-mips-elf/pic-and-nonpic-6-o32.dd
index 731b8ed..77f7623 100644
--- a/ld/testsuite/ld-mips-elf/pic-and-nonpic-6-o32.dd
+++ b/ld/testsuite/ld-mips-elf/pic-and-nonpic-6-o32.dd
@@ -27,21 +27,20 @@ Disassembly of section \.plt:
00043060 <extf4@plt>:
.*: 3c0f0008 lui t7,0x8
.*: 8df91008 lw t9,4104\(t7\)
-.*: 25f81008 addiu t8,t7,4104
.*: 03200008 jr t9
+.*: 25f81008 addiu t8,t7,4104
00043070 <extf5@plt>:
.*: 3c0f0008 lui t7,0x8
.*: 8df9100c lw t9,4108\(t7\)
-.*: 25f8100c addiu t8,t7,4108
.*: 03200008 jr t9
+.*: 25f8100c addiu t8,t7,4108
00043080 <extf3@plt>:
.*: 3c0f0008 lui t7,0x8
.*: 8df91010 lw t9,4112\(t7\)
-.*: 25f81010 addiu t8,t7,4112
.*: 03200008 jr t9
-.*: 00000000 nop
+.*: 25f81010 addiu t8,t7,4112
Disassembly of section \.text: