diff options
| author | Andrew Pinski <apinski@cavium.com> | 2011-12-08 20:47:27 +0000 |
|---|---|---|
| committer | Andrew Pinski <apinski@cavium.com> | 2011-12-08 20:47:27 +0000 |
| commit | 432233b3596b5ec50b6bfc84ce7458106d7afd7b (patch) | |
| tree | 1e69c95d77f82f6e8215694040882f6185b930b1 /include | |
| parent | 280711e76caf982f48261a75b7b67c0029d4764a (diff) | |
| download | fsf-binutils-gdb-432233b3596b5ec50b6bfc84ce7458106d7afd7b.zip fsf-binutils-gdb-432233b3596b5ec50b6bfc84ce7458106d7afd7b.tar.gz fsf-binutils-gdb-432233b3596b5ec50b6bfc84ce7458106d7afd7b.tar.bz2 | |
bfd:
2011-12-08 Andrew Pinski <apinski@cavium.com>
Adam Nemet <anemet@caviumnetworks.com>
* archures.c (bfd_mach_mips_octeon2): New macro
* bfd-in2.h: Regenerate.
* cpu-mips.c (I_mipsocteon2): New enum value.
(arch_info_struct): Add bfd_mach_mips_octeon2.
* elfxx-mips.c (_bfd_elf_mips_mach): Support E_MIPS_MACH_OCTEON2.
(mips_set_isa_flags): Add bfd_mach_mips_octeon2.
(mips_mach_extensions): Add bfd_mach_mips_octeon2.
gas:
2011-12-08 Andrew Pinski <apinski@cavium.com>
Adam Nemet <anemet@caviumnetworks.com>
* tc-mips.c (CPU_IS_OCTEON): Add Octeon2.
(mips_cpu_info_table): Add Octeon2.
* doc/c-mips.texi: Document octeon2 as an acceptable value for -march=.
gas/testsuite:
2011-12-08 Andrew Pinski <apinski@cavium.com>
Adam Nemet <anemet@caviumnetworks.com>
* gas/mips/mips.exp: Add Octeon2 for an architecture.
Run octeon2 test.
* gas/mips/octeon2.d: New file.
* gas/mips/octeon2.s: New file.
include/opcode:
2011-12-08 Andrew Pinski <apinski@cavium.com>
Adam Nemet <anemet@caviumnetworks.com>
* mips.h (INSN_CHIP_MASK): Update according to INSN_OCTEON2.
(INSN_OCTEON2): New macro.
(CPU_OCTEON2): New macro.
(OPCODE_IS_MEMBER): Add Octeon2.
opcodes:
2011-12-08 Andrew Pinski <apinski@cavium.com>
Adam Nemet <anemet@caviumnetworks.com>
* mips-dis.c (mips_arch_choices): Add Octeon2.
For "octeon+", just include OcteonP for the insn.
* mips-opc.c (IOCT): Include Octeon2.
(IOCTP): Include Octeon2.
(IOCT2): New macro.
(mips_builtin_opcodes): Add "laa", "laad", "lac", "lacd", "lad",
"ladd", "lai", "laid", "las", "lasd", "law", "lawd".
Move "lbux", "ldx", "lhx", "lwx", and "lwux" up to where the standard
loads are, and add IOCT2 to them.
Add "lbx" and "lhux".
Add "qmac.00", "qmac.01", "qmac.02", "qmac.03", "qmacs.00",
"qmacs.01", "qmacs.01", "qmacs.02" and "qmacs.03".
Add "zcb" and "zcbt".
Diffstat (limited to 'include')
| -rw-r--r-- | include/opcode/ChangeLog | 8 | ||||
| -rw-r--r-- | include/opcode/mips.h | 6 |
2 files changed, 13 insertions, 1 deletions
diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog index bfd71e0..2cbb382 100644 --- a/include/opcode/ChangeLog +++ b/include/opcode/ChangeLog @@ -1,3 +1,11 @@ +2011-12-08 Andrew Pinski <apinski@cavium.com> + Adam Nemet <anemet@caviumnetworks.com> + + * mips.h (INSN_CHIP_MASK): Update according to INSN_OCTEON2. + (INSN_OCTEON2): New macro. + (CPU_OCTEON2): New macro. + (OPCODE_IS_MEMBER): Add Octeon2. + 2011-11-29 Andrew Pinski <apinski@cavium.com> * mips.h (INSN_CHIP_MASK): Update according to INSN_OCTEONP. diff --git a/include/opcode/mips.h b/include/opcode/mips.h index eb28d16..fb9094c 100644 --- a/include/opcode/mips.h +++ b/include/opcode/mips.h @@ -713,11 +713,12 @@ static const unsigned int mips_isa_table[] = { 0x0001, 0x0003, 0x0607, 0x1e0f, 0x3e1f, 0x0a23, 0x3e63, 0x3ebf, 0x3fff }; /* Masks used for Chip specific instructions. */ -#define INSN_CHIP_MASK 0xc3ff0e20 +#define INSN_CHIP_MASK 0xc3ff0f20 /* Cavium Networks Octeon instructions. */ #define INSN_OCTEON 0x00000800 #define INSN_OCTEONP 0x00000200 +#define INSN_OCTEON2 0x00000100 /* Masks used for MIPS-defined ASEs. */ #define INSN_ASE_MASK 0x3c00f010 @@ -825,6 +826,7 @@ static const unsigned int mips_isa_table[] = #define CPU_LOONGSON_3A 3003 #define CPU_OCTEON 6501 #define CPU_OCTEONP 6601 +#define CPU_OCTEON2 6502 #define CPU_XLR 887682 /* decimal 'XLR' */ /* Test for membership in an ISA including chip specific ISAs. INSN @@ -863,6 +865,8 @@ static const unsigned int mips_isa_table[] = && ((insn)->membership & INSN_OCTEON) != 0) \ || (cpu == CPU_OCTEONP \ && ((insn)->membership & INSN_OCTEONP) != 0) \ + || (cpu == CPU_OCTEON2 \ + && ((insn)->membership & INSN_OCTEON2) != 0) \ || (cpu == CPU_XLR && ((insn)->membership & INSN_XLR) != 0) \ || 0) /* Please keep this term for easier source merging. */ |