diff options
| author | Ivo Raisr <ivo.raisr@oracle.com> | 2017-01-16 08:45:48 -0800 |
|---|---|---|
| committer | Jose E. Marchesi <jose.marchesi@oracle.com> | 2017-01-16 08:45:48 -0800 |
| commit | 7a36499abc7d110e83cb60f4895d0fcfbab43bf4 (patch) | |
| tree | 4e6aa21b87b5ed2e02b0c7e16d8449b022d976ce /gdb/sparc64-tdep.h | |
| parent | 6aa1df2d44358bc3f098af76b0825dacc0a68bb6 (diff) | |
| download | fsf-binutils-gdb-7a36499abc7d110e83cb60f4895d0fcfbab43bf4.zip fsf-binutils-gdb-7a36499abc7d110e83cb60f4895d0fcfbab43bf4.tar.gz fsf-binutils-gdb-7a36499abc7d110e83cb60f4895d0fcfbab43bf4.tar.bz2 | |
gdb: sparc: split real and pseudo registers.
gdb/ChangeLog:
2017-01-16 Ivo Raisr <ivo.raisr@oracle.com>
Split real and pseudo registers.
* sparc-tdep.h (SPARC_CORE_REGISTERS): New macro.
(sparc32_pseudo_regnum): New enum.
* sparc64-tdep.h (sparc64_pseudo_regnum): New enum.
* sparc-tdep.c (SPARC32_FPU_REGISTERS): New macro.
(SPARC32_CP0_REGISTERS): New macro.
(sparc32_pseudo_register_name): New function.
(sparc32_register_name): Use sparc32_pseudo_register_name.
(sparc32_pseudo_register_type): New function.
(sparc32_register_type): Use sparc32_pseudo_register_type.
(sparc32_pseudo_register_read, sparc32_pseudo_register_write): Handle
pseudo register numbers.
* sparc64-tdep.c SPARC64_FPU_REGISTERS): New macro.
(SPARC64_CP0_REGISTERS): New macro.
(sparc64_pseudo_register_name): New function.
(sparc64_register_name): Use sparc64_pseudo_register_name.
(sparc64_pseudo_register_type): New function.
(sparc64_register_type): Use sparc64_pseudo_register_type.
(sparc64_pseudo_register_read, sparc64_pseudo_register_write): Handle
pseudo register numbers.
(sparc64_store_floating_fields, sparc64_extract_floating_fields,
sparc64_store_arguments): Handle pseudo register numbers.
Diffstat (limited to 'gdb/sparc64-tdep.h')
| -rw-r--r-- | gdb/sparc64-tdep.h | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/gdb/sparc64-tdep.h b/gdb/sparc64-tdep.h index 13d04b6..324778e 100644 --- a/gdb/sparc64-tdep.h +++ b/gdb/sparc64-tdep.h @@ -56,9 +56,12 @@ enum sparc64_regnum SPARC64_FSR_REGNUM, /* %fsr */ SPARC64_FPRS_REGNUM, /* %fprs */ SPARC64_Y_REGNUM, /* %y */ +}; - /* Pseudo registers. */ - SPARC64_CWP_REGNUM, /* %cwp */ +/* Pseudo registers. */ +enum sparc64_pseudo_regnum +{ + SPARC64_CWP_REGNUM = 0, /* %cwp */ SPARC64_PSTATE_REGNUM, /* %pstate */ SPARC64_ASI_REGNUM, /* %asi */ SPARC64_CCR_REGNUM, /* %ccr */ |