diff options
| author | Martin Hunt <hunt@redhat.com> | 1996-08-09 20:25:12 +0000 |
|---|---|---|
| committer | Martin Hunt <hunt@redhat.com> | 1996-08-09 20:25:12 +0000 |
| commit | cff827d7dfd8e0d1af8a054ca0f8133ca84dfab1 (patch) | |
| tree | 5119c0e99a18ea56d7bc1f8a3a12f13230b5210a | |
| parent | 611f046fe2051a3c8371d872f90f02d88aa606a4 (diff) | |
| download | fsf-binutils-gdb-cff827d7dfd8e0d1af8a054ca0f8133ca84dfab1.zip fsf-binutils-gdb-cff827d7dfd8e0d1af8a054ca0f8133ca84dfab1.tar.gz fsf-binutils-gdb-cff827d7dfd8e0d1af8a054ca0f8133ca84dfab1.tar.bz2 | |
Fri Aug 9 13:21:59 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
* d10v-opc.c (d10v_opcodes): Correct 'mv' unit entry to EITHER.
| -rw-r--r-- | opcodes/ChangeLog | 8 | ||||
| -rw-r--r-- | opcodes/d10v-opc.c | 2 |
2 files changed, 8 insertions, 2 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index f406ad2..994bf3a 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,9 @@ +start-sanitize-d10v +Fri Aug 9 13:21:59 1996 Martin M. Hunt <hunt@pizza.cygnus.com> + + * d10v-opc.c (d10v_opcodes): Correct 'mv' unit entry to EITHER. + +end-sanitize-d10v Thu Aug 8 12:43:52 1996 Klaus Kaempf <kkaempf@progis.de> * makefile.vms: Update for alpha-opc changes. @@ -10,7 +16,7 @@ Wed Aug 7 11:55:10 1996 Ian Lance Taylor <ian@cygnus.com> start-sanitize-d10v Fri Aug 2 17:47:03 1996 Martin M. Hunt <hunt@pizza.cygnus.com> - * d10v-opc.c (d10v_operands): Added 2 accumulator sub instructions. + * d10v-opc.c (d10v_opcodes): Added 2 accumulator sub instructions. Changed subi operand type to treat 0 as 16. end-sanitize-d10v diff --git a/opcodes/d10v-opc.c b/opcodes/d10v-opc.c index a8f6f8f..0441e6a 100644 --- a/opcodes/d10v-opc.c +++ b/opcodes/d10v-opc.c @@ -220,7 +220,7 @@ const struct d10v_opcode d10v_opcodes[] = { { "mulx", SHORT_2, 1, IU, PAR, 0x2c00, 0x7e00, { ADST0, RSRC2, RSRC } }, { "mulxsu", SHORT_2, 1, IU, PAR, 0x1c00, 0x7e00, { ADST0, RSRC2, RSRC } }, { "mulxu", SHORT_2, 1, IU, PAR, 0x3c00, 0x7e00, { ADST0, RSRC2, RSRC } }, - { "mv", SHORT_2, 1, IU, PAR, 0x4000, 0x7e01, { RDST, RSRC } }, + { "mv", SHORT_2, 1, EITHER, PAR, 0x4000, 0x7e01, { RDST, RSRC } }, { "mv2w", SHORT_2, 1, IU, PAR, 0x5000, 0x7e23, { RDSTE, RSRCE } }, { "mv2wfac", SHORT_2, 1, IU, PAR, 0x3e00, 0x7e2f, { RDSTE, ASRC } }, { "mv2wtac", SHORT_2, 1, IU, PAR, 0x3e01, 0x7ee3, { RSRCE, ADST } }, |