Directory: /pkgsrc/stable/pkgsrc/cad/verilog-mode/
File Name
↓
File Size
↓
Date
↓
Parent directory/
-
-
CVS/
-
2024-Apr-01 21:58
Makefile
925 B
2022-May-15 06:25
distinfo
368 B
2021-Oct-26 18:04
DESCR
84 B
2002-Oct-14 10:28
MESSAGE
530 B
2002-Oct-14 10:28
PLIST
143 B
2002-Oct-14 10:28