



RISC-V Workshop



July 2016



Virtual Machine Setup

Virtual Machine Setup

- VirtualBox virtual machine available from USB drive or download
- Import appliance:
 - File->Import Appliance...




Retrieve Tutorial Material

- Retrieve the tutorial material from within the virtual machine
- Download tutorial material from github:
 - \$ cd ~
 - \$ git clone <https://github.com/riscv/riscv-4th-workshop-tutorials.git>
- Update the material if you already downloaded:
 - \$ cd ~/riscv-4th-workshop-tutorials
 - \$ git pull

Development Board

Arrow SF2+ Kit

- Features SF2-010 & Timberwolf audio processor
- Example designs included
- Only \$125



IGLOO2 FPGAs & SmartFusion2 SoCs

More resources in low density devices
with the lowest power, proven security and exceptional reliability



TS Ethernet MAC



Secure Flash



DDR3 Controller



Low Power



Security




Reliability



SmartFusion2 SoC FPGAs

SmartFusion2 Architecture




SmartFusion2 Product Family

	Features	M2S005	M2S010	M2S025	M2S050	M2S060	M2S090	M2S150
Logic/DSP	Maximum Logic Elements (4LUT + DFF) ¹	6,060	12,084	27,696	56,340	56,520	86,184	146,124
	Math Blocks (18x18)	11	22	34	72	72	84	240
	Fabric Interface Controllers (FICs)	1			2	1		2
	PLLs and CCCs	2		6				8
	Data Security	AES256, SHA256, RNG				AES256, SHA256, RNG, ECC, PUF		
MSS	Cortex-M3 + Instruction cache	Yes						
	eNVM (K Bytes)	128	256				512	
	eSRAM (K Bytes)	64						
	eSRAM (K Bytes) Non SECDED	80						
	CAN, 10/100/1000 Ethernet, HS USB	1 each						
	Multi-Mode UART, SPI, I2C, Timer	2 each						
Fabric Memory	LSRAM 18K Blocks	10	21	31	69	69	109	236
	uSRAM1K Blocks	11	22	34	72	72	112	240
	Total RAM (K bits)	191	400	592	1314	1314	2074	4488
High Speed	DDR Controllers (Count x Width)	1x18			2x36	1x18	1x18	2x36
	SERDES Lanes (T)	0	4		8	4	4	16
	PCIe End Points	0	1		2			4
User I/Os	MSIO (3.3V)	115	123	157	139	271	309	292
	MSIOD (2.5V)	28	40	40	62	40	40	106
	DDRIO (2.5V)	66	70	70	176	76	76	176
	Total User I/O	209	233	267	377	387	425	574

- Total logic may vary based on utilization of DSP and memories in your design. Please see the IGLOO2 Fabric UG for details
- Feature availability is package dependent

Microcontroller Subsystem





Equivalent to > 70K Luts

	Features	M2S005	M2S010	M2S025	M2S050	M2S060	M2S090	M2S150
MSS	Cortex-M3 + Instruction cache	Yes						
	eNVM (K Bytes)	128	256				512	
	eSRAM (K Bytes)	64						
	eSRAM (K Bytes) Non SECDED	80						
	CAN, 10/100/1000 Ethernet, HS USB	1 each						
	Multi-Mode UART, SPI, I2C, Timer	2 each						

Fabric Interface Controller (FIC)

- 1 FIC on the 05 through 025
- 2 FIC's on the 050 through the 150




Dedicated APB configuration bus in all devices

Microsemi Libero


Libero

- Start Libero using the *start_libero.sh* script located in the home directory




Libero

- Open existing project located in
/home/gromit/SiFiveE31Coreplex_SF2_reference




Libero - IP Catalog

- Libero IP Catalog displays the list of available IP
- IP packages are made available through a remote repository
- IP packages can also be manually added




Libero - Design Flow

- Libero Design Flow window guides you through each step of design
 - Design entry
 - Constraints definition
 - Synthesis
 - Place and Route
 - Programming bit stream creation





Libero – Design Hierarchy

- Libero Design Hierarchy let's you explore the hierarchy of your design
- Clicking on a hierarchy level will open it in the main canvas



Libero – IP Configuration


- Some IP blocks are configurable







Virtual Machine UART Setup

VM – Capture Board UART Port



```
gromit@wallace: ~/riscv-4th-workshop-tutorials/technolution_tutorial/tools/terminal
gromit@wallace:~/riscv-4th-workshop-tutorials/technolution_tutorial/tools/terminal$ ./wxTerminal.pyw
```



Building RISC-V Bare Metal Application

Building RISC-V Bare Metal Application

- Open a terminal and move to the following directory:
 - \$ cd ~/riscv-4th-workshop-tutorials/microsemi_tutorial/software/demo_simple

```
gromit@wallace: ~/riscv-4th-workshop-tutorials/microsemi_tutorial/software/demo_simple
gromit@wallace:~/riscv-4th-workshop-tutorials/microsemi_tutorial/software/demo_simple$ ls
all-ram.lds      demo_simple.c~  encoding.h      init.c          Makefile.shared
debug-link.lds  drivers         entry.S         link.lds        shared.h
demo_simple.c   drivers_sifive  hal             Makefile        syscall.c
gromit@wallace:~/riscv-4th-workshop-tutorials/microsemi_tutorial/software/demo_simple$
```

- Edit demo_simple.c with the editor of your choice
 - Replace the g_hello_msg with the text of your choice


```
demo_simple.c (~/.RISC-V/software/demo_simple) - gedit
demo_simple.c x
#include <stdlib.h>
#include <stddef.h>
#include <stdint.h>
#include <unistd.h>
#include <stdio.h>
#include <string.h>

#include "shared.h"

const char * g_hello_msg = "\r\nHello RISC-V!!!\r\n";
```

Building RISC-V Bare Metal Application



- Go back terminal window and run make:
 - \$ make
- Create Intel-Hex file from created executable:
 - \$ riscv32-unknown-elf-objcopy demo_simple demo_simple.ihex
- Open demo_simple.ihex in your favorite editor, remove the first line and save as demo_simple.ihx



```
demo_simple.ihex (~/.riscv-4th-workshop-tutorials/microsemi_tutorial/software/demo_simple) - gedit
demo_simple.c x demo_simple.ihex x
:020000004600298
:100000006F00C0006F0000006F0040039702000007
:10001000938202037390523073500030735030302B
:10002000735020307350403097310000938181C865
:100030001711FE1F130101FE6F004029130101F883
:1000400023221100232421002326310023284100EC
:10005000232A5100232C6100232E710023208102CA
:10006000232291022324A1022326B1022328C102C4
:10007000232AD102232CE102232EF10223200105A1
:100080002322110523242105232631052328410598
:10009000232A5105232C6105232E71052320810776
:1000A000232291072324A1072326B1072328C10770
```


Program Non Volatile Memory (Flash)

- Select Update eNVM Memory Content in the Libero Design Flow pane





Program Non Volatile Memory (Flash)

- Select the demo_simple.ihx file you created. Click OK several time, until all dialog windows are closed




Program Non Volatile Memory (Flash)

- Select *Export FlashPro Express job*
- Add the suffix of your choice to the exportedName
- Untick Fabric
- Make a note of the location where the files will be exported





Program Non Volatile Memory (Flash)

- Start FlashProExpress
 - \$ cd ~
 - ./start_FPExpress




Program Non Volatile Memory (Flash)

- Select Project->New Job Project from FlashPro Express job
- Select the export FlashProExpress job created in Libero




Program Non Volatile Memory (Flash)

- Click Run



Program Non Volatile Memory (Flash)

- Click the reset button on the board



Programming Next Session's Design

NATIVE FlashPro Users

Drag & drop

vectorblox_tutorial/FPExpress

folder to host OS

- Start VM and Terminal app

```
$ cd ~
```

```
$ git clone https://github.com/riscv/riscv-4th-workshop-tutorials.git
```

- Program FPGA bitstream

```
$ cd riscv-4th-workshop-tutorials/
```

```
$ cd vectorblox_tutorial/
```

```
$ source env.sh
```

```
$ cd software; vi main.c ; make clean all; cd ..
```

```
$ ./program.sh fpga      #(FPGA & ELF, 15min)
```

```
$ ./program.sh           #(ELF only, 90seconds)
```

- See LEDs blink, “Hello World” and audio pass-thru

```
$ cat /dev/ttyUSB2
```