Commit 56ed0b3b authored by Adam Ford's avatar Adam Ford Committed by Geert Uytterhoeven
Browse files

arm64: dts: renesas: Add fck to etheravb-rcar-gen3 clock-names list



The bindings have been updated to support two clocks.
Add a clock-names list in the device tree with fck in it.

Signed-off-by: default avatarAdam Ford <aford173@gmail.com>
Reviewed-by: default avatarAndrew Lunn <andrew@lunn.ch>
Link: https://lore.kernel.org/r/20210224115146.9131-3-aford173@gmail.com


[geert: Update new r8a779a0.dtsi]
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent ab2711b3
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -1127,6 +1127,7 @@ avb: ethernet@e6800000 {
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 812>;
			clock-names = "fck";
			power-domains = <&sysc R8A774A1_PD_ALWAYS_ON>;
			resets = <&cpg 812>;
			phy-mode = "rgmii";
+1 −0
Original line number Diff line number Diff line
@@ -1001,6 +1001,7 @@ avb: ethernet@e6800000 {
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 812>;
			clock-names = "fck";
			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
			resets = <&cpg 812>;
			phy-mode = "rgmii";
+1 −0
Original line number Diff line number Diff line
@@ -957,6 +957,7 @@ avb: ethernet@e6800000 {
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 812>;
			clock-names = "fck";
			power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;
			resets = <&cpg 812>;
			phy-mode = "rgmii";
+1 −0
Original line number Diff line number Diff line
@@ -1230,6 +1230,7 @@ avb: ethernet@e6800000 {
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 812>;
			clock-names = "fck";
			power-domains = <&sysc R8A774E1_PD_ALWAYS_ON>;
			resets = <&cpg 812>;
			phy-mode = "rgmii";
+1 −0
Original line number Diff line number Diff line
@@ -1312,6 +1312,7 @@ avb: ethernet@e6800000 {
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 812>;
			clock-names = "fck";
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
			resets = <&cpg 812>;
			phy-mode = "rgmii";
Loading